Details of the Researcher

PHOTO

Hiroaki Honjo
Section
Center for Innovative Integrated Electronic Systems
Job title
Professor
Degree
  • 博士(工学)(東北大学)

  • 修士(理学)(九州大学)

Profile
In 1992, I joined NEC Corporation, where I engaged in development of magnetic head of hard disk drive. Since 2002, I have been working on research and development for fabrication process of MRAMs. Since 2014, I am being sent to Tohoku University. I received PhD in literature of "A study on dry etching process for three terminal spintronics devices". My current interests are process integration and material development of high-speed embedded MRAMs.

Research History 2

  • 2019/04 - Present
    NEC Corporation

  • 2017/08 - Present
    Tohoku University Center for Innovative Integrated Electronic Systems

Professional Memberships 1

  • 応用物理学会

    2021/08 - Present

Research Interests 3

  • MRAM

  • orbitronics

  • スピントロニクス

Research Areas 2

  • Nanotechnology/Materials / Thin-film surfaces and interfaces /

  • Manufacturing technology (mechanical, electrical/electronic, chemical engineering) / Electronic devices and equipment /

Awards 2

  1. Dry Process Symposium Paper Award

    2016/10 Dry Process Symposium

  2. Best Paper Award: International Symposium on Dry Process 2011

    2011/06 日本応用物理学会

Papers 149

  1. 25 nm iPMA-type Hexa-MTJ with solder reflow capability and endurance>107 for eFlash-type MRAM Peer-reviewed

    H. Honjo, K. Nishioka, S. Miura, H. Naganuma, T. Watanabe, T. Nasuno, T. Tanigawa, Y. Noguchi, H. Inoue, M. Yasuhira, S. Ikeda, T. Endoh

    IEEE International electron devices meeting 226-229 2022/12

    DOI: 10.1109/IEDM45625.2022.10019412  

  2. Advanced 18 nm Quad-MTJ technology overcomes dilemma of Retention and Endurance under Scaling beyond 2X nm Peer-reviewed

    H. Naganuma, S. Miura, H. Honjo, K. Nishioka, T. Watanabe, T. Nasuno, H. Inoue, T. V. A. Nguyen, Y. Endo, Y. Noguchi, M. Yasuhira, S. Ikeda, T. Endoh

    Digest of Technical Papers - Symposium on VLSI Technology 2021-June 2021/06

    ISSN: 0743-1562

  3. First demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400℃ thermal tolerance by canted SOT structure and its advanced patterning/SOT channel technology Peer-reviewed

    H. Honjo, T. V. A. Nguyen, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, S. Miura, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, A. Tamakoshi, M. Natsui, Y. Ma, H. Koike, Y. Takahashi, K. Furuya, H. Shen, S. Fukami, H. Sato, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

    International Electron Device Meeting 2019-December 2019/12

    DOI: 10.1109/IEDM19573.2019.8993443  

    ISSN: 0163-1918

  4. Effect of surface modification treatment for buffer layer on thermal tolerance of synthetic ferrimagnetic reference layer in perpendicular-anisotropy magnetic tunnel junctions Peer-reviewed

    H. Honjo, S. Ikeda, H. Sato, M. Yasuhira, T. Endoh

    Journal of Applied Physics 126 113902 2019/09

    DOI: 10.1063/1.5112017  

  5. 14ns write speed 128Mb density Embedded STT-MRAM with endurance>10^10 and 10yrs retention @85°C using novel low damage MTJ integration process Peer-reviewed

    H. Sato, H. Honjo, T. Watanabe, M. Niwa, H. Koike, S. Miura, T. Saito, H. Inoue, T. Nasuno, T. Tanigawa, Y. Noguchi, T. Yoshiduka, M. Yasuhira, S. Ikeda, S.- Y. Kang, T. Kubo, K. Yamashita, Y. Yagi, R. Tamura, T. Endoh

    International Electron Devise Meeting 2018-December 27.2.1-27.2.4 2018/12

    DOI: 10.1109/IEDM.2018.8614606  

    ISSN: 0163-1918

  6. 10 nm Φ perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction with over 400 degrees C high thermal tolerance by boron diffusion control Peer-reviewed

    H. Honjo, H. Sato, S. Ikeda, S. Sato, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi, M. Yasuhira, T. Tanigawa, H. Koike, M. Muraguchi, M. Niwa, K. Ito, H. Ohno, T. Endoh

    2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY) 2015

    DOI: 10.1109/VLSIT.2015.7223661  

  7. Strong antiferromagnetic interlayer exchange coupling induced by small additions of Re to an Ir interlayer in synthetic antiferromagnetic systems

    Yoshiaki Saito, Tufan Roy, Shoji Ikeda, Masafumi Shirai, Hiroaki Honjo, Hirofumi Inoue, Tetsuo Endoh

    Scientific Reports 15 (1) 2025/03/15

    Publisher: Springer Science and Business Media LLC

    DOI: 10.1038/s41598-025-94088-w  

    eISSN: 2045-2322

  8. Ultrafast spin–orbit torque-induced magnetization switching in a 75°-canted magnetic tunnel junction Peer-reviewed

    T. V. A. Nguyen, H. Naganuma, H. Honjo, S. Ikeda, T. Endoh

    AIP Advances 14 025018-025018 2024/02/01

    DOI: 10.1063/9.0000789  

  9. Influence of sidewall damage on thermal stability in quad-CoFeB/MgO interfaces by micromagnetic simulation Peer-reviewed

    Hiroshi Naganuma, Hiroaki Honjo, Chikako Kaneta, Koichi Nishioka, Shoji Ikeda, Tetsuo Endoh

    AIP Advances 12 000000-1-000000-11 2022/12

    DOI: 10.1063/5.0112741  

  10. Influence of Iridium Sputtering Conditions on the Magnetic Properties of Co/Pt-Based Iridium-Synthetic Antiferromagnetic Coupling Reference Layer International-journal Peer-reviewed

    H. Honjo, H. Naganuma, K. Nishioka, T. V. A. Nguyen, M. Yasuhira, S. Ikeda, T. Endoh

    IEEE Transactions on Magnetics 58 (8) 1-1 2022

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/tmag.2022.3151562  

    ISSN: 0018-9464

    eISSN: 1941-0069

  11. Effect of Magnetic Coupling Between Two CoFeB Layers on Thermal Stability in Perpendicular Magnetic Tunnel Junctions with MgO/CoFeB/Insertion Layer/CoFeB/MgO Free Layer Peer-reviewed

    K. Nishioka, S. Miura, H. Honjo, H. Naganuma, T.V.A. Nguyen, T. Watanabe, S. Ikeda, T. Emdoh

    IEEE Transactions on Magnetics 1-1 2021/05

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/tmag.2021.3083575  

    ISSN: 0018-9464

    eISSN: 1941-0069

  12. Perpendicular Magnetic Tunnel Junctions with Four Anti-ferromagnetically Coupled Co/Pt Pinning Layers Peer-reviewed

    H. Honjo, K. Nishioka, S. Miura, H. Naganuma, T. Watanabe, Y. Noguchi, T. V. A. Nguyen, M. Yasuhira, S. Ikeda, T. Endoh

    IEEE Transactions on Magnetics 58 (2) 1-1 2021

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/tmag.2021.3078710  

    ISSN: 0018-9464

    eISSN: 1941-0069

  13. First Demonstration of 25-nm Quad Interface p-MTJ Device With Low Resistance-Area Product MgO and Ten Years Retention for High Reliable STT-MRAM Peer-reviewed

    K. Nishioka, S. Miura, H. Honjo, H. Inoue, T. Watanabe, T. Nasuno, H. Naganuma, T. V. A. Nguyen, Y. Noguchi, M. Yasuhira, S. Ikeda, T. Endoh

    IEEE Transactions on Electron Devices 68 (6) 1-6 2021

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/ted.2021.3074103  

    ISSN: 0018-9383

    eISSN: 1557-9646

  14. Enhancement of magnetic coupling and magnetic anisotropy in MTJ with multiple CoFeB/MgO interfaces for high thermal stability Peer-reviewed

    K. Nishioka, H.Honjo, H. Naganuma, T.V.A. Nguyen, M. Yasuhira, S. Ikeda, T. Endoh

    AIP Advances 11 (2) 2021

    DOI: 10.1063/9.0000048  

    eISSN: 2158-3226

  15. Effect of surface modification treatment on top pinned MTJ with perpendicular easy axis International-journal Peer-reviewed

    H. Honjo, H. Naganuma, T. V. A. Nguyen, H. Inoue, M. Yasuhira, S. Ikeda, T. Endoh

    AIP advances 11 (2) 025211-025211 2021

    Publisher: AIP Publishing

    DOI: 10.1063/9.0000047  

    eISSN: 2158-3226

  16. Dual-Port SOT-MRAM Achieving 90-MHz Read and 60-MHz Write Operations under Field-Assistance-Free Condition Peer-reviewed

    M. Natsui, A. Tamakoshi, H. Honjo, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, Y. Ma, H. Shen, S. Fukami, H. Sato, S. Ikeda, H. Ohno, T. Endoh, T. Hanyu

    IEEE Journal of Solid State Circuits 56 (4) 1116-1128 2020/11

    DOI: 10.1109/JSSC.2020.3039800  

    ISSN: 0018-9200

    eISSN: 1558-173X

  17. 40-nm 1T-1MTJ 128Mb STT-MRAM with Novel Averaged Reference Voltage Generator Based on Detailed Analysis of Scaled-Down Memory Cell Array Design Peer-reviewed

    Hiroki KOIKE, Takaho TANIGAWA, Toshinari WATANABE, Takashi NASUNO, Yasuo NOGUCHI, Mitsuo YASUHIRA, Toru YOSHIDUKA, Yitao MA, Hiroaki HONJO, Koichi NISHIOKA, Sadahiko MIURA, Hirofumi INOUE, Shoji IKEDA, Tetsuo ENDOH

    IEEE TRANSACTIONS ON MAGNETICS 57 (3) 2020/11

    DOI: 10.1109/TMAG.2020.3038110  

    ISSN: 0018-9464

    eISSN: 1941-0069

  18. Enhancement of magnetic interaction and magnetic anisotropy in MTJ with multiple CoFeB/MgO interfaces for high thermal stability Peer-reviewed

    K. Nishioka, H.Honjo, M.Yasuhira, S.Ikeda, T.Endoh

    66th Annual Conference on Magnetism and Magnetic Materials 2020/11

  19. Effect of surface modification treatment on top pinned MTJ with perpendicular easy axis Peer-reviewed

    H. Honjo, S.Ikeda, M. Yasuhira, T. Endoh

    66th Annual Conference on Magnetism and Magnetic Materials 2020/11

  20. Scalability of Quad Interface p-MTJ for 1X nm STT-MRAM With 10-ns Low Power Write Operation, 10 Years Retention and Endurance > 10¹¹ International-journal Peer-reviewed

    Sadahiko Miura, Koichi Nishioka, Hiroshi Naganuma, Nguyen T. V. A., Hiroaki Honjo, Shoji Ikeda, Toshinari Watanabe, Hirofumi Inoue, Masaaki Niwa, Takaho Tanigawa, Yasuo Noguchi, Toru Yoshizuka, Mitsuo Yasuhira, Tetsuo Endoh

    IEEE Transactions on Electron Devices 67 (12) 1-6 2020/10

    DOI: 10.1109/ted.2020.3025749  

    ISSN: 0018-9383

    eISSN: 1557-9646

  21. Review of STT-MRAM circuit design strategies, and a 40-nm 1T-1MTJ 128Mb STT-MRAM design practice Invited

    Hiroki KOIKE, Takaho TANIGAWA, Toshinari WATANABE, Takashi NASUNO, Yasuo NOGUCHI, Mitsuo YASUHIRA, Toru YOSHIDUKA, Yitao MA, Hiroaki HONJO, Koichi NISHIOKA, Sadahiko MIURA, Hirofumi INOUE, Shoji IKEDA, Tetsuo ENDOH

    2020 IEEE 31st Magnetic Recording Conference (TMRC) 2020/08/17

    DOI: 10.1109/tmrc49521.2020.9366711  

  22. Scalability of Quad Interface p-MTJ for 1X nm STT-MRAM with 10 ns Low Power Write Operation, 10 years Retention and Endurance 10-11

    S. Miura, K. Nishioka, H. Naganuma, T. V.A. Nguyen, H. Honjo, S. Ikeda, T. Watanabe, H. Inoue, M. Niwa, T. Tanigawa, Y. Noguchi, T. Yoshiduka, M. Yasuhira, T. Endoh

    Digest of Technical Papers - Symposium on VLSI Technology 2020- 2020/06/01

    Publisher: Institute of Electrical and Electronics Engineers Inc.

    DOI: 10.1109/VLSITechnology18217.2020.9265104  

    ISSN: 0743-1562

  23. Influence of Hard Mask Materials on the Magnetic Properties of Perpendicular MTJs with Double CoFeB/MgO Interface Peer-reviewed

    Honjo Hiroaki, Niwa Masaaki, Nguyen Thi Van Anh, Naganuma Hiroshi, Endo Yasushi, Yasuhira Mitsuo, Ikeda Shoji, Endoh Tetsuo

    IEEE Transactions on Magnetics 56 (8) 1-4 2020/06

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/TMAG.2020.3004576  

    ISSN: 0018-9464

    eISSN: 1941-0069

  24. Recent progresses in STT-MRAM and SOT-MRAM for next generation MRAM Invited

    Tetsuo Endoh, Hiroaki Honjo, Koichi Nishioka, Shoji Ikeda

    VLSI Symposium 2020/06

    DOI: 10.1109/VLSITechnology18217.2020.9265042  

    ISSN: 0743-1562

    eISSN: 2158-9682

  25. Dual-Port Field-Free SOT-MRAM Achieving 90-MHz Read and 60-MHz Write Operations under 55-nm CMOS Technology and 1.2-V Supply Voltage Peer-reviewed

    M. Natsui, A. Tamakoshi, H. Honjo, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, Y. Ma, H. Shen, S. Fukami, H. Sato, S. Ikeda, H. Ohno, T. Endoh, T. Hanyu

    VLSI Symposium 2020-June 2020/06

    DOI: 10.1109/VLSICircuits18222.2020.9162774  

  26. Scalability of Quad Interface p-MTJ for 1X nm STT-MRAM with 10 ns Low Power Write Operation, 10 years Retention and Endurance > 10^11 Peer-reviewed

    S. Miura, K. Nishioka, H. Naganuma, T. V. A. Nguyen, H. Honjo, S. Ikeda, T. Watanabe, H. Inoue, M. Niwa, T. Tanigawa, Y. Noguchi, T. Yoshiduka, M. Yasuhira, T. Endoh

    VLSI Symposium 1-6 2020/06

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/ted.2020.3025749  

    ISSN: 0018-9383

    eISSN: 1557-9646

  27. Effect of metallic Mg insertion in CoFeB/MgO interface perpendicular magnetic tunnel junction on tunnel magnetoresistance ratio observed by Synchrotron x-ray diffraction Peer-reviewed

    M. Niwa, H. Honjo, H. Inoue, T. Endoh

    Journal of Vacuum Science & Technology B 38 (3) 033801-033801 2020/05

    Publisher: American Vacuum Society

    DOI: 10.1116/1.5144850  

    ISSN: 2166-2746

    eISSN: 2166-2754

  28. Novel Quad-Interface MTJ Technology and Its First Demonstration With High Thermal Stability Factor and Switching Efficiency for STT-MRAM Beyond 2X nm Peer-reviewed

    K. Nhishioka, H. Honjo et al.,

    IEEE Transactions on electron device 67 (3) 995-1000 2020/02

    DOI: 10.1109/TED.2020.2966731  

    ISSN: 0018-9383

    eISSN: 1557-9646

  29. A free-extendible and ultralow-power nonvolatile multi-core associative coprocessor based on MRAM with inter-core pipeline scheme for large-scale full-adaptive nearest pattern searching Peer-reviewed

    Y. Ma, S. Miura, H. Honjo, S. Ikeda, T. Endoh

    Japanease Journal of Applied Physics 59 (SG) 2020/02

    DOI: 10.35848/1347-4065/ab72d0  

    ISSN: 0021-4922

    eISSN: 1347-4065

  30. Structural Analysis of CoFeB/MgO-based Perpendicular MTJs with Junction Size of 20 nm by STEM Tomography Peer-reviewed

    M. Niwa, K. Kimura, T. Naijo, A. Oshurahunov, S. Nagamachi, H. Inoue, H. Honjo, S. Ikeda, T. Endoh

    IEEE Transactions on Magnetics 1-1 2020

    Publisher: Institute of Electrical and Electronics Engineers (IEEE)

    DOI: 10.1109/tmag.2020.3008436  

    ISSN: 0018-9464

    eISSN: 1941-0069

  31. Effect of capping layer material on thermal tolerance of magnetic tunnel junctions with MgO/CoFeB-based free layer/MgO/capping layers Peer-reviewed

    HONJO Hiroaki

    AIP Advances 9 (12) 125330-125330 2019/12

    Publisher: AIP Publishing

    DOI: 10.1063/1.5129794  

    eISSN: 2158-3226

  32. Novel Quad Interface MTJ Technology and Its First Demonstration with High Thermal Stability and Switching Efficiency for STT-MRAM Beyond 2Xnm Peer-reviewed

    K. Nishioka, H. Honjo, S. Ikeda, T. Watanabe, S. Miura, H. Inoue, T. Tanigawa, Y. Noguchi, M. Yasuhira, H. Sato, T. Endoh

    2019 Symposia on VLSI Technology and Circuits 2019-June T120-T121 2019/06

    DOI: 10.23919/VLSIT.2019.8776499  

    ISSN: 0743-1562

  33. Change in chemical bonding state by thermal treatment in MgO-based magnetic tunnel junction observed by angle-resolved hard X-ray photoelectron spectroscopy Peer-reviewed

    Masaaki Niwa, Akira Yasui, Eiji Ikenaga, Hiroaki Honjo, Shoji Ikeda, Tetsuya Nakamura, Tetsuo Endoh

    Journal of Applied Physics 125 (203903) 2019/05

    DOI: 10.1063/1.5094067  

    ISSN: 0021-8979

    eISSN: 1089-7550

  34. 12.1 An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz

    Masanori Natsui, Daisuke Suzuki, Akira Tamakoshi, Toshinari Watanabe, Hiroaki Honjo, Hiroki Koike, Takashi Nasuno, Yitao Ma, Takaho Tanigawa, Yasuo Noguchi, Mitsuo Yasuhira, Hideo Sato, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Takahiro Hanyu

    Digest of Technical Papers - IEEE International Solid-State Circuits Conference 2019-February 202-204 2019/03/06

    DOI: 10.1109/ISSCC.2019.8662431  

    ISSN: 0193-6530

  35. A 47.14-µW 200-MHz MOS/MTJ-Hybrid Nonvolatile Microcontroller Unit Embedding STT-MRAM and FPGA for IoT Applications. Peer-reviewed

    Masanori Natsui, Daisuke Suzuki, Akira Tamakoshi, Toshinari Watanabe, Hiroaki Honjo, Hiroki Koike, Takashi Nasuno, Yitao Ma, Takaho Tanigawa, Yasuo Noguchi, Mitsuo Yasuhira, Hideo Sato, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Takahiro Hanyu

    J. Solid-State Circuits 54 (11) 2991-3004 2019

    DOI: 10.1109/JSSC.2019.2930910  

    ISSN: 0018-9200

    eISSN: 1558-173X

  36. A Fully Nonvolatile Microcontroller Unit with Embedded STT-MRAM and FPGA-Based Accelerator for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Peer-reviewed

    M. Natsui, D. Suzuki, A. Tamakoshi, T. Watanabe, H. Honjo, H. Koike, T. Nasuno, Y. Ma, T. Tanigawa, Y. Noguchi, M. Yasuhira, H. Sato, S. Ikeda, H. Ohno, T. Endoh, T. Hanyu

    IEEE Journal of Solid State Circuits 2019

    DOI: 10.1109/JSSC.2019.2930910  

  37. Insertion Layer Thickness Dependence of Magnetic and Electrical Properties for Double CoFeB/MgO Interface Magnetic Tunnel Junctions Peer-reviewed

    S.Miura, H.Sato, S.Ikeda, K. Nishioka, H.Honjo, T.Endoh

    IEEE. Transaction on Magnetics 55 (7) 2019

    DOI: 10.1109/TMAG.2019.2901841  

    ISSN: 0018-9464

    eISSN: 1941-0069

  38. Critical role of sputtering condition for reference layer on magnetic and transport properties of perpendicular-anisotropy magnetic tunnel junction. Peer-reviewed

    H. Honjo, H. Sato, S. Ikeda, T. Endoh

    IEEE. Transaction on Magnetics 2019/01

    DOI: 10.1109/TMAG.2019.2897067  

  39. A Recent Progress of Spintronics Devices for Integrated Circuit Applications Peer-reviewed

    Tetsuo Endoh, Hiroaki Honjo

    Journal of Low Power Electronics and Applications 8 (4) 2018/11

    DOI: 10.3390/jlpea8040044  

  40. STEM tomography study on structural features induced by MTJ processingi Peer-reviewed

    Masaaki Niwa, Kosuke Kimura, Toshinari Watanabe, Takanori Naijou, Hiroaki Honjo, Shoji Ikeda, Tetsuo Endoh

    Applied Physics A 124 (724) 2018/10

    DOI: 10.1007/s00339-018-2144-x  

    ISSN: 0947-8396

    eISSN: 1432-0630

  41. 1T-1MTJ Type Embedded STT-MRAM with Advanced Low-Damage and Short-Failure-Free RIE Technology down to 32 nmφ MTJ Patterning Peer-reviewed

    Hideo Sato, Toshinari Watanabe, Hiroki Koike, Takashi Saito, Sadahiko Miura, Hiroaki Honjo, Hirofumi Inoue, Shoji Ikeda, Yasuo Noguchi, Takaho Tanigawa, Mitsuo Yasuhira, Hideo Ohno, Song Yun Kang, Takuya Kubo, Koichi Takatsuki, Koji Yamashita, Yasushi Yagi, Ryo Tamura, Takuro Nishimura, Koh Murata, Tetsuo Endoh

    2018 IEEE International Memory Workshop (IMW) 1-4 2018/05

    Publisher: IEEE

    DOI: 10.1109/imw.2018.8388774  

  42. Novel Method of Evaluating Accurate Thermal Stability for MTJs Using Thermal Disturbance and its Demonstration for Single-/Double-Interface p-MTJ Peer-reviewed

    Takashi Saito, Kenchi Ito, Hiroaki Honjo, Shoji Ikeda, Tetsuo Endoh

    IEEE Transactions on Magnetics 54 (4) 2018/04/01

    DOI: 10.1109/TMAG.2017.2688440  

    ISSN: 0018-9464

  43. Impact of Tungsten Sputtering Condition on Magnetic and Transport Properties of Double-MgO Magnetic Tunneling Junction With CoFeB/W/CoFeB Free Layer Peer-reviewed

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanabe, S. Miura, T. Nasuno, Y. Noguchi, M. Yasuhira, T. Tanigawa, H. Koike, H. Inoue, M. Muraguchi, M. Niwa, H. Ohno, T. Endoh

    IEEE TRANSACTIONS ON MAGNETICS 53 (11) 2017/11

    DOI: 10.1109/TMAG.2017.2701838  

    ISSN: 0018-9464

    eISSN: 1941-0069

  44. Origin of variation of shift field via annealing at 400 degrees C in a perpendicular-anisotropy magnetic tunnel junction with [Co/Pt]-multilayers based synthetic ferrimagnetic reference layer Peer-reviewed

    H. Honjo, S. Ikeda, H. Sato, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi, M. Yasuhira, T. Tanigawa, H. Koike, M. Muraguchi, M. Niwa, K. Ito, H. Ohno, T. Endoh

    AIP ADVANCES 7 (5) 2017/05

    DOI: 10.1063/1.4973946  

    ISSN: 2158-3226

  45. A spin transfer torque magnetoresistance random access memory-based high-density and ultralow-power associative memory for fully data-adaptive nearest neighbor search with current-mode similarity evaluation and time-domain minimum searching Peer-reviewed

    Yitao Ma, Sadahiko Miura, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    JAPANESE JOURNAL OF APPLIED PHYSICS 56 (4) 04CF08 2017/04

    DOI: 10.7567/JJAP.56.04CF08  

    ISSN: 0021-4922

    eISSN: 1347-4065

  46. A Compact and Ultra-Low-Power STT-MRAMBased Associative Memory for Nearest Neighbor Search with Full Adaptivity of Template Data Format Employing Current-Mode Similarity Evaluation and Time-Domain Minimum Searching Peer-reviewed

    Y.Ma, S.Miura, H.Honjo, S.Ikeda, T.Hanyu, H.Ohno, T.Endoh

    International Conference on Solid State Devices and Materials (SSDM) B-2-06 83-84 2016/09/26

  47. Improvement of Thermal Tolerance of CoFeB-MgO Perpendicular-Anisotropy Magnetic Tunnel Junctions by Controlling Boron Composition Peer-reviewed

    H. Honjo, S. Ikeda, H. Sato, S. Sato, T. Watanabe, S. Miura, T. Nasuno, Y. Noguchi, M. Yasuhira, T. Tanigawa, H. Koike, M. Muraguchi, M. Niwa, K. Ito, H. Ohno, T. Endoh

    IEEE TRANSACTIONS ON MAGNETICS 52 (7) 2016/07

    DOI: 10.1109/TMAG.2016.2518203  

    ISSN: 0018-9464

    eISSN: 1941-0069

  48. Study on initial current leakage spots in CoFeB-capped MgO tunnel barrier by conductive atomic force microscopy Peer-reviewed

    Soshi Sato, Hiroaki Honjo, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Masaaki Niwa

    JAPANESE JOURNAL OF APPLIED PHYSICS 55 (4) 2016/04

    DOI: 10.7567/JJAP.55.04EE05  

    ISSN: 0021-4922

    eISSN: 1347-4065

  49. Study on initial current leakage spots in CoFeB-capped MgO tunnel barrier by conductive atomic force microscopy Peer-reviewed

    Soshi Sato, Hiroaki Honjo, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Masaaki Niwa

    JAPANESE JOURNAL OF APPLIED PHYSICS 55 (4) 04EE05 2016/04

    DOI: 10.7567/JJAP.55.04EE05  

    ISSN: 0021-4922

    eISSN: 1347-4065

  50. A 600-mu W ultra-low-power associative processor for image pattern recognition employing magnetic tunnel junction-based nonvolatile memories with autonomic intelligent power-gating scheme Peer-reviewed

    Yitao Ma, Sadahiko Miura, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    JAPANESE JOURNAL OF APPLIED PHYSICS 55 (4) 2016/04

    DOI: 10.7567/JJAP.55.04EF15  

    ISSN: 0021-4922

    eISSN: 1347-4065

  51. Study on initial current leakage spots in CoFeB-capped MgO tunnel barrier by conductive atomic force microscopy Peer-reviewed

    Soshi Sato, Hiroaki Honjo, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Masaaki Niwa

    JAPANESE JOURNAL OF APPLIED PHYSICS 55 (4) 04EE05 2016/04

    DOI: 10.7567/JJAP.55.04EE05  

    ISSN: 0021-4922

    eISSN: 1347-4065

  52. A 600-mu W ultra-low-power associative processor for image pattern recognition employing magnetic tunnel junction-based nonvolatile memories with autonomic intelligent power-gating scheme Peer-reviewed

    Yitao Ma, Sadahiko Miura, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    JAPANESE JOURNAL OF APPLIED PHYSICS 55 (4) 04EF15 2016/04

    DOI: 10.7567/JJAP.55.04EF15  

    ISSN: 0021-4922

    eISSN: 1347-4065

  53. Characterization of Leakage Spot Density in MgO Tunneling Barrier of Magnetic Tunneling Junction by Conductive AFM Peer-reviewed

    佐藤創志, 本庄弘明, 池田正二, 大野英男, 遠藤哲郎, 丹羽正昭

    電子デバイス界面テクノロジー研究会-材料・プロセス・デバイス特性の物理-(第21回研究会) 2016/01/22

  54. Optimum boron concentration difference between single and double CoFeB/MgO interface perpendicular MTJs with high thermal tolerance and its mechanism Peer-reviewed

    H. Honjo, H. Sato, S. Ikeda, S. Sato, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi, M.Yasuhira, T.Tanigawa, H.Koike, M.Muraguchi, M.Niwa, K.Ito, H.Ohno, T.Endoh

    13th Joint MMM-Intermag Conference FB-06 2016/01/14

  55. Demonstration of yield improvement for on-via MTJ using a 2-Mbit 1T-1MTJ STT-MRAM test chip Peer-reviewed

    Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Toshinari Watanabe, Hideo Sato, Soshi Sato, Takashi Nasuno, Yasuo Noguchi, Mitsuo Yasuhira, Takaho Tanigawa, Masakazu Muraguchi, Masaaki Niwa, Kenchi Ito, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh

    2016 IEEE 8TH INTERNATIONAL MEMORY WORKSHOP (IMW) 2016

    DOI: 10.1109/IMW.2016.7495264  

    ISSN: 2330-7978

  56. Demonstration of yield improvement for on-via MTJ using a 2-Mbit 1T-1MTJ STT-MRAM test chip Peer-reviewed

    Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Toshinari Watanabe, Hideo Sato, Soshi Sato, Takashi Nasuno, Yasuo Noguchi, Mitsuo Yasuhira, Takaho Tanigawa, Masakazu Muraguchi, Masaaki Niwa, Kenchi Ito, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh

    2016 IEEE 8TH INTERNATIONAL MEMORY WORKSHOP (IMW) 2016

    DOI: 10.1109/imw.2016.7495264  

    ISSN: 2330-7978

  57. Driving Force in Diffusion and Redistribution of Reducing Agents During Redox Reaction on the Surface of CoFeB Film Peer-reviewed

    S. Sato, H. Honjo, S. Ikeda, H. Ohno, T. Endoh, M. Niwa

    IEEE TRANSACTIONS ON MAGNETICS 51 (11) 1 2015/11

    DOI: 10.1109/TMAG.2015.2434840  

    ISSN: 0018-9464

    eISSN: 1941-0069

  58. Optimization of CoFeB capping layer thickness for characterization of leakage spots in MgO tunneling barrier of magnetic tunnel junction Peer-reviewed

    S. Sato, H. Honjo, S. Ikeda, H. Ohno, T. Endoh, M. Niwa

    2015 International Conference on Solid State Devices and Materials O-5-4 2015/09/29

  59. Evidence of a reduction reaction of oxidized iron/cobalt by boron atoms diffused toward naturally oxidized surface of CoFeB layer during annealing (vol 106, 142407, 2015) Peer-reviewed

    Soshi Sato, Hiroaki Honjo, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Masaaki Niwa

    APPLIED PHYSICS LETTERS 106 (24) 249901 2015/06

    DOI: 10.1063/1.4922749  

    ISSN: 0003-6951

    eISSN: 1077-3118

  60. Power-gated 32 bit microprocessor with a power controller circuit activated by deep-sleep-mode instruction achieving ultra-low power operation Peer-reviewed

    Hiroki Koike, Takashi Ohsawa, Sadahiko Miura, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    JAPANESE JOURNAL OF APPLIED PHYSICS 54 (4) 2015/04

    DOI: 10.7567/JJAP.54.04DE08  

    ISSN: 0021-4922

    eISSN: 1347-4065

  61. Evidence of a reduction reaction of oxidized iron/cobalt by boron atoms diffused toward naturally oxidized surface of CoFeB layer during annealing Peer-reviewed

    Soshi Sato, Hiroaki Honjo, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh, Masaaki Niwa

    APPLIED PHYSICS LETTERS 106 (14) 2015/04

    DOI: 10.1063/1.4917277  

    ISSN: 0003-6951

    eISSN: 1077-3118

  62. Properties of perpendicular-anisotropy magnetic tunnel junctions fabricated over the bottom electrode contact Peer-reviewed

    Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Keiichi Tokutome, Hiroaki Koike, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno

    JAPANESE JOURNAL OF APPLIED PHYSICS 54 (4) 04DM06-1-04DM06-4 2015/04

    DOI: 10.7567/JJAP.54.04DM06  

    ISSN: 0021-4922

    eISSN: 1347-4065

  63. Properties of perpendicular-anisotropy magnetic tunnel junctions fabricated over the bottom electrode contact Peer-reviewed

    Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Keiichi Tokutome, Hiroaki Koike, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno

    JAPANESE JOURNAL OF APPLIED PHYSICS 54 (4) 04DM06 2015/04

    DOI: 10.7567/JJAP.54.04DM06  

    ISSN: 0021-4922

    eISSN: 1347-4065

  64. Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction Peer-reviewed

    Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu

    IEEE JOURNAL OF SOLID-STATE CIRCUITS 50 (2) 476-489 2015/02

    DOI: 10.1109/JSSC.2014.2362853  

    ISSN: 0018-9200

    eISSN: 1558-173X

  65. Fabrication of a 3000-6-Input-LUTs Embedded and Block-Level Power-Gated Nonvolatile FPGA Chip Using p-MTJ-Based Logic-in-Memory Structure Peer-reviewed

    D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, H. Sato, S. Fukami, S. Ikeda, T. Endoh, H. Ohno, T. Hanyu

    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS) 2015-August 7223644 2015

    DOI: 10.1109/VLSIT.2015.7223644  

  66. Diffusion Behaviors Observed on the Surface of CoFeB Film after the Natural Oxidation and the Annealing Peer-reviewed

    S. Sato, H. Honjo, S. Ikeda, H. Ohno, T. Endoh, M. Niwa

    2015 IEEE MAGNETICS CONFERENCE (INTERMAG) GP-01 2015

    DOI: 10.1109/INTMAG.2015.7157496  

  67. 1T1MTJ STT-MRAM Cell Array Design with an Adaptive Reference Voltage Generator for Improving Device Variation Tolerance Peer-reviewed

    Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Tosinari Watanabe, Hideo Sato, Soshi Sato, Takashi Nasuno, Yasuo Noguchi, Mitsuo Yasuhira, Takaho Tanigawa, Masakazu Muraguchi, Masaaki Niwa, Kenchi Ito, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh

    2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW) 141-144 2015

    DOI: 10.1109/IMW.2015.7150264  

    ISSN: 2330-7978

  68. Fabrication of a 3000-6-Input-LUTs Embedded and Block-Level Power-Gated Nonvolatile FPGA Chip Using p-MTJ-Based Logic-in-Memory Structure Peer-reviewed

    D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, H. Sato, S. Fukami, S. Ikeda, T. Endoh, H. Ohno, T. Hanyu

    2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY) 172-173 2015

  69. 1T1MTJ STT-MRAM Cell Array Design with an Adaptive Reference Voltage Generator for Improving Device Variation Tolerance Peer-reviewed

    Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Tosinari Watanabe, Hideo Sato, Soshi Sato, Takashi Nasuno, Yasuo Noguchi, Mitsuo Yasuhira, Takaho Tanigawa, Masakazu Muraguchi, Masaaki Niwa, Kenchi Ito, Shoji Ikeda, Hideo Ohno, Tetsuo Endoh

    2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW) 141-144 2015

    DOI: 10.1109/imw.2015.7150264  

    ISSN: 2330-7978

  70. Material Stack Design With High Tolerance to Process-Induced Damage in Domain Wall Motion Device Peer-reviewed

    Hiroaki Honjo, Shunsuke Fukami, Kunihiko Ishihara, Keizo Kinoshita, Yukihide Tsuji, Ayuka Morioka, Ryusuke Nebashi, Keiichi Tokutome, Noboru Sakimura, Michio Murahata, Sadahiko Miura, Tadahiko Sugibayashi, Naoki Kasai, Hideo Ohno

    IEEE TRANSACTIONS ON MAGNETICS 50 (11) 1401904-1401904 2014/11

    DOI: 10.1109/TMAG.2014.2325019  

    ISSN: 0018-9464

    eISSN: 1941-0069

  71. Process-induced damage and its recovery for a CoFeB-MgO magnetic tunnel junction with perpendicular magnetic easy axis Peer-reviewed

    Keizo Kinoshita, Hiroaki Honjo, Shunsuke Fukami, Hideo Sato, Kotaro Mizunuma, Keiichi Tokutome, Michio Murahata, Shoji Ikeda, Sadahiko Miura, Naoki Kasai, Hideo Ohno

    JAPANESE JOURNAL OF APPLIED PHYSICS 53 (10) 2014/10

    DOI: 10.7567/JJAP.53.103001  

    ISSN: 0021-4922

    eISSN: 1347-4065

  72. A 500ps/8.5ns Array Read/Write Latency 1Mb Twin 1T1MTJ STT-MRAM designed in 90nm CMOS/40nm MTJ Process with Novel Positive Feedback S/A Circuit Peer-reviewed

    T. Ohsawa, S. Miura, H. Honjo, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

    International Conference on Solid State Dvices and Materails (SSDM) A-8-3 2014/09/09

  73. A Power-gated 32bit MPU with a Power Controller Circuit Activated by Deep-sleep-mode Instraction Achieving Ultra-low Power Operation Peer-reviewed

    H. Koike, T. Ohsawa, S. Miura, H. Honjo, K, Kinoshita, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

    International Conference on Solid State Dvices and Materails (SSDM) A-7-1 2014/09/09

  74. Properties of Perpendicular-Anisotrapy Magnetic Tunnel Junctions Fabricated over the Cu Via Peer-reviewed

    S. Miura, H. Honjo, K. Kinoshita, K. Tokutome, H, Koike, S. Ikeda, T. Endoh, H. Ohno

    International Conference on Solid State Dvices and Materails (SSDM) A-6-3 2014/09/09

  75. A study on dry etching process for three terminal spintronics devices Peer-reviewed

    HONJO Hiroaki

    Tohoku University 2014/09

  76. Design and fabrication of a perpendicular magnetic tunnel junction based nonvolatile programmable switch achieving 40% less area using shared-control transistor structure Peer-reviewed

    D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, K. Kinoshita, S. Fukami, H. Sato, S. Ikeda, T. Endoh, H. Ohno, T. Hanyu

    JOURNAL OF APPLIED PHYSICS 115 (17) 17B742-1-17B742-3 2014/05

    DOI: 10.1063/1.4868332  

    ISSN: 0021-8979

    eISSN: 1089-7550

  77. Design and fabrication of a perpendicular magnetic tunnel junction based nonvolatile programmable switch achieving 40% less area using shared-control transistor structure Peer-reviewed

    D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, K. Kinoshita, S. Fukami, H. Sato, S. Ikeda, T. Endoh, H. Ohno, T. Hanyu

    JOURNAL OF APPLIED PHYSICS 115 (17) 2014/05

    DOI: 10.1063/1.4868332  

    ISSN: 0021-8979

    eISSN: 1089-7550

  78. Three-terminal magnetic tunneling junction device with perpendicular anisotropy CoFeB sensing layer Peer-reviewed

    H. Honjo, S. Fukami, K. Ishihara, R. Nebashi, K. Kinoshita, K. Tokutome, M. Murahata, S. Miura, N. Sakimura, T. Sugibayashi, N. Kasai, H. Ohno

    JOURNAL OF APPLIED PHYSICS 115 (17) 17B750 2014/05

    DOI: 10.1063/1.4868623  

    ISSN: 0021-8979

    eISSN: 1089-7550

  79. 1.5ns/2.1nsのランダム読出/書込サイクル時間を達成した不揮発性混載メモリ用1Mb STT-MRAM -6T2MTJセルにバックグラウンド書き込み(BGW)方式を適用 Invited Peer-reviewed

    大澤隆, 小池洋紀, 三浦貞彦, 木下啓藏, 本庄弘明, 池田正二, 羽生貴弘, 大野英男, 遠藤哲郎

    信学技報 114 (13) 33-38 2014/04/17

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    This paper reports on a 1Mb STT-MRAM achieving 2.1nsec write cycle with background write (BGW) scheme applied to a 6T2MTJ memory cell in which a pair of MTJs are switched by using the data updated in a CMOS latch in a fast write cycle. By this scheme, fast embedded memories like L3 and L2 cache can be made nonvolatile to achieve low-power computers.

  80. MTJベース不揮発フリップフロップを用いた3μsec-Entry/Exit 遅延時間のマイクロプロセッサ Invited Peer-reviewed

    小池洋紀, 崎村昇, 根橋竜介, 辻幸秀, 森岡あゆ香, 三浦貞彦, 本庄弘明, 杉林直彦, 大澤隆, 池田正二, 羽生貴弘, 大野英男, 遠藤哲郎

    信学技報 114 (13) 85-90 2014/04/17

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    We propose a novel power-gated microprocessor unit (MPU) using a nonvolatile flip-flop (NV-F/F) with magnetic tunnel junction (MTJ). By using the NV-F/F to store the MPU's internal state, this MPU realizes power-gating operation with a small 3-μsec entry/exit delay penalty in power-on/power-off. To achieve this short entry/exit delay, an appropriate NV-F/F circuit, which can perform stable high speed store/recall operations, has been developed. The MPU will help in the realization of low power systems due to its easy controllability for the power gating mode.

  81. Wide operational margin capability of 1 kbit spin-transfer-torque memory array chip with 1-PMOS and 1-bottom-pin-magnetic-tunnel-junction type cell Peer-reviewed

    Hiroki Koike, Takashi Ohsawa, Sadahiko Miura, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    JAPANESE JOURNAL OF APPLIED PHYSICS 53 (4) 2014/04

    DOI: 10.7567/JJAP.53.04ED13  

    ISSN: 0021-4922

    eISSN: 1347-4065

  82. Co/Pt multilayer based reference layers in magnetic tunnel junctions for nonvolatile spintronics VLSIs Peer-reviewed

    Hideo Sato, Shoji Ikeda, Shunsuke Fukami, Hiroaki Honjo, Shinya Ishikawa, Michihiko Yamanouchi, Kotaro Mizunuma, Fumihiro Matsukura, Hideo Ohno

    JAPANESE JOURNAL OF APPLIED PHYSICS 53 (4) 2014/04

    DOI: 10.7567/JJAP.53.04EM02  

    ISSN: 0021-4922

    eISSN: 1347-4065

  83. Plasma process induced physical damages on multilayered magnetic films for magnetic domain wall motion Peer-reviewed

    Keizo Kinoshita, Hiroaki Honjo, Shunsuke Fukami, Ryusuke Nebashi, Keiichi Tokutome, Michio Murahata, Sadahiko Miura, Naoki Kasai, Shoji Ikeda, Hideo Ohno

    JAPANESE JOURNAL OF APPLIED PHYSICS 53 (3) 2014/03

    DOI: 10.7567/JJAP.53.03DF03  

    ISSN: 0021-4922

    eISSN: 1347-4065

  84. A delay circuit with 4-terminal magnetic-random-access-memory device for power-efficient time- domain signal processing Peer-reviewed

    Ryusuke Nebashi, Noboru Sakimura, Hiroaki Honjo, Ayuka Morioka, Yukihide Tsuji, Kunihiko Ishihara, Keiichi Tokutome, Sadahiko Miura, Shunsuke Fukami, Keizo Kinoshita, Takahiro Hanyu, Tetsuo Endoh, Naoki Kasai, Hideo Ohno, Tadahiko Sugibayashi

    Proceedings - IEEE International Symposium on Circuits and Systems 1588-1591 2014

    Publisher: Institute of Electrical and Electronics Engineers Inc.

    DOI: 10.1109/ISCAS.2014.6865453  

    ISSN: 0271-4310

  85. Perpendicular-anisotropy CoFeB-MgO based magnetic tunnel junctions scaling down to 1X nm Peer-reviewed

    S. Ikeda, H. Sato, H. Honjo, E. C. I. Enobio, S. Ishikawa, M. Yamanouchi, S. Fukami, S. Kanai, F. Matsukura, T. Endoh, H. Ohno

    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) 796-799 2014

    DOI: 10.1109/IEDM.2014.7047160  

  86. A Delay Circuit with 4-Terminal Magnetic-Random-Access-Memory Device for Power-Efficient Time-Domain Signal Processing Peer-reviewed

    Ryusuke Nebashi, Noboru Sakimura, Hiroaki Honjo, Ayuka Morioka, Yukihide Tsuji, Kunihiko Ishihara, Keiichi Tokutome, Sadahiko Miura, Shunsuke Fukami, Keizo Kinoshita, Takahiro Hanyu, Tetsuo Endoh, Naoki Kasai, Hideo Ohno, Tadahiko Sugibayashi

    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) 1588-1591 2014

    DOI: 10.1109/ISCAS.2014.6865453  

    ISSN: 0271-4302

  87. A 90nm 20MHz Fully Nonvolatile Microcontroller for Standby-Power-Critical Applications Peer-reviewed

    Noboru Sakimura, Yukihide Tsuji, Ryusuke Nebashi, Hiroaki Honjo, Ayuka Morioka, Kunihiko Ishihara, Keizo Kinoshita, Shunsuke Fukami, Sadahiko Miura, Naoki Kasai, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu, Tadahiko Sugibayashi

    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC) 57 184-+ 2014

    DOI: 10.1109/ISSCC.2014.6757392  

    ISSN: 0193-6530

  88. Fabrication of a magnetic tunnel junction-based 240-tile nonvolatile field-programmable gate array chip skipping wasted write operations for greedy power-reduced logic applications Peer-reviewed

    Daisuke Suzuki, Masanori Natsui, Akira Mochizuki, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Hideo Sato, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu

    IEICE Electronics Express 10 (23) 20130772 2013/11/21

    DOI: 10.1587/elex.10.20130772  

    ISSN: 1349-2543

  89. Fabrication of a Perpendicular-MTJ-Based Compact Nonvolatile Programmable Switch Using Shared-Write-Control-Transistor Structure Peer-reviewed

    D. Suzuki, M. Natsui, A. Mochizuki, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Fukami, S. Ikeda, T. Endoh, H. Ohno, T. Hanyu

    Abst. 58th Annual Conference on Magnetism and Magnetic Materials 233 2013/11

  90. MTJ resistance distribution and its bit error rate of 1-kbit 1T-1MTJ STT-MRAM cell arrays fabricated on a 300-mm wafer Peer-reviewed

    H. Koike, T. Ohsawa, S. Miura, H. Honjo, S. Ikeda, T. Hanyu, H. Ohno

    58th Annual Conference on Magnetism & Magnetic Materials Abstract 2013/11

  91. Demonstration of a Nonvolatile Processor Core Chip with Software-Controlled Three-Terminal MRAM Cells for Standby-Power Critical Applications Peer-reviewed

    R. Nebashi, Y. Tsuji, H. Honjo, N. Sakimura, A. Morioka, K. Tokutome, S. Miura, S. Fukami, M. Yamanouchi, K. Kinoshita, T. Hanyu, T. Endoh, N. Kasai, H. Ohno, T. Sugibayashi

    2013 International Conference on Solid State Devices and Materials (SSDM) M-8-3 1102-1103 2013/09/24

  92. Properties of perpendicular-anisotropy magnetic tunnel junctions prepared by different MTJ etching process Peer-reviewed

    S. Miura, H. Honjo, K. Kinoshita, K. Tokutome, N. Kasai, S. Ikeda, T. Endoh, H. Ohno

    2013 International Conference on Solid State Devices and Materials (SSDM) PS-12-11 396-397 2013/09/24

  93. A 4x4 Nonvolatile Multiplier Using Novel MTJ-CMOS Hybrid Latch and Flip-Flop Peer-reviewed

    Takashi Ohsawa, Sadahiro Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetuso Endoh

    2013 International Conference on Solid State Devices and Materials (SSDM) M-6-3 1086-1087 2013/09/24

  94. Wide Operational Margin Capability of 1kbit STT-MRAM Array Chip with 1-PMOS and 1-Bottom-Pin-MTJ Type Cell Peer-reviewed

    Hiroki Koike, Takashi Ohsawa, Sadahiro Miura, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetuso Endoh

    2013 International Conference on Solid State Devices and Materials (SSDM) M-7-3 1094-1095 2013/09/24

  95. IEEE Journal of Solid-State Circuits Peer-reviewed

    T. Ohsawa, H. Koike, S. Miura, H. Honjo, K. Kinoshita, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

    A 1 Mb nonvolatile embedded memory using 4T2MTJ cell with 32 b fine-grained power gating scheme 48 (6) 1511-1520 2013/06/22

  96. A 1.5nsec/2.1nsec random read/write cycle 1Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories Peer-reviewed

    Takashi Ohsawa, Sadahiro Miura, Keizo Kinoshita, Hiroaki Honjo, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetuso Endoh

    2013 Symposium on VLSI Technology (VLSIT) & 2013 Symposium on VLSI Cricuit (VLSIC) Digest of Technical Papers C110-C111 2013/06/12

  97. Applied Physics Letters Peer-reviewed

    S. Fukami, M. Yamanouchi, H. Honjo, K. Kinoshita, K. Tokutome, S. Miura, S. Ikeda, N. Kasai, H. Ohno

    Electrical endurance of Co/Ni wire for magnetic domain wall motion device 102 222410(1)-222410(4) 2013/06/06

  98. Electrical endurance of Co/Ni wire for magnetic domain wall motion device Peer-reviewed

    S. Fukami, M. Yamanouchi, H. Honjo, K. Kinoshita, K. Tokutome, S. Miura, S. Ikeda, N. Kasai, H. Ohno

    Applied Physics Letters 102 (22) 222410 2013/06/03

    DOI: 10.1063/1.4809734  

    ISSN: 0003-6951

  99. Fabrication of a 99%-Energy-Less Nonvolatile Multi-Functional CAM Chip Using Hierarchical Power Gating for a Massively-Parallel Full-Text-Search Engine Peer-reviewed

    S. Matsunaga, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, T. Sugibayashi, S. Miura, H. Honjo, K. Kinoshita, H. Sato, S. Fukami, M. Natsui, A. Mochizuki, S. Ikeda, T. Endoh, H. Ohno, T. Hanyu

    2013 Symposium on VLSI Circuits Digest of Technical Papers 106-107 2013/06

  100. A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme Peer-reviewed

    Takashi Ohsawa, Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    IEEE JOURNAL OF SOLID-STATE CIRCUITS 48 (6) 1511-1520 2013/06

    DOI: 10.1109/JSSC.2013.2253412  

    ISSN: 0018-9200

    eISSN: 1558-173X

  101. スピン論理集積回路における基本ゲートの高信頼化技術 Peer-reviewed

    辻幸秀, 根橋竜介, 崎村昇, 森岡あゆ香, 本庄弘明, 徳留圭一, 三浦貞彦, 鈴木哲広, 深見俊輔, 木下啓藏, 羽生貴弘, 遠藤哲郎, 笠井直記, 大野英男, 杉林

    信学技報, 113 (1) 41-46 2013/04/01

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    Implementing redundancy within a Spintronis Primitive Gata (SPG) using multi-terminal DWM cells ensures high reliability for the logic use. The overheads of this technique, such as cell area, read margin, and write power consumption, have also been investigated.

  102. 4T-2MTJセル構造に基づく不揮発TCAMチップの実現 Peer-reviewed

    松永翔雲, 三浦貞彦, 本庄弘明, 木下啓蔵, 池田正二, 遠藤哲郎, 大野英男, 羽生貴弘

    信学技報, 113 (1) 33-38 2013/04/01

  103. A fine-grained power gating architecture for MTJ-based embedded memories Peer-reviewed

    Takashi Ohsawa, Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Keiichi Tokutome, Shoji Ikeda, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    The 3nd CSIS International Symposium on Spintronics-based VLSIs 2013/01/31

  104. A Power-Gated MPU with 3-microsecond Entry/Exit Delay using MTJ-Based Nonvolatile Flip-Flop Peer-reviewed

    H. Koike, T. Ohsawa, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh, N. Sakimura, R. Nebashi, Y. Tsuji, A. Morioka, S. Miura, H. Honjo, T. Sugibayashi

    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC) 317-320 2013

  105. Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine Peer-reviewed

    Matsunaga, S, Sakimura, N, Nebashi, R, Tsuji, Y, Morioka, A, Sugibayashi, T, Miura, S, Honjo, H, Kinoshita, K, Sato, H.a, Fukami, S.a, Natsui, M, Mochizuki, A.a, Ikeda, S.a c, Endoh, T.a, Ohno, H.a c, Hanyu, T.a c

    IEEE Symp VLSI Circuits Dig Tech Pap 6578736 2013

  106. Nonvolatile Logic-in-Memory Array Processor in 90nm MTJ/MOS Achieving 75% Leakage Reduction Using Cycle-Based Power Gating Peer-reviewed

    Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu

    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC) 56 194-+ 2013

    DOI: 10.1109/ISSCC.2013.6487696  

    ISSN: 0193-6530

  107. Damage Recovery by Reductive Chemistry after Methanol-Based Plasma Etch to Fabricate Magnetic Tunnel Junctions Peer-reviewed

    Keizo Kinoshita, Tadashi Yamamoto, Hiroaki Honjo, Naoki Kasai, Shoji Ikeda, Hideo Ohno

    JAPANESE JOURNAL OF APPLIED PHYSICS 51 (8) 08HA01.1-08HA01.6 2012/08

    DOI: 10.1143/JJAP.51.08HA01  

    ISSN: 0021-4922

    eISSN: 1347-4065

  108. 3端子磁壁移動型セルを用いた不揮発性コンテントアドレッサブルメモリ Peer-reviewed

    根橋竜介, 崎村昇, 辻幸秀, 深見俊輔, 本庄弘明, 齊藤信作, 三浦貞彦, 石綿延行, 木下啓蔵, 羽生貴弘, 遠藤哲郎, 笠井直記, 大野英男, 杉林直彦

    信学技報 112 (15) 49-54 2012/04/01

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    A 5-ns search operation of a non-volatile content addressable memory was demonstrated. The CAM macro, with a capacity of 16 kb, was fabricated using 90-nm CMOS and domain wall (DW) motion processes. The operating speed was comparable to that of SRAM-based CAM.

  109. Magnetic tunneling junction with Fe/NiFeB free layer for magnetic logic circuits Peer-reviewed

    H. Honjo, S. Fukami, R. Nebashi, N. Ishiwata, S. Miura, N. Sakimura, T. Sugibayashi, N. Kasai, H. Ohno

    JOURNAL OF APPLIED PHYSICS 111 (7) 07C709 2012/04

    DOI: 10.1063/1.3675268  

    ISSN: 0021-8979

    eISSN: 1089-7550

  110. Domain-wall-motion cell with perpendicular anisotropy wire and in-plane magnetic tunneling junctions Peer-reviewed

    H. Honjo, S. Fukami, T. Suzuki, R. Nebashi, N. Ishiwata, S. Miura, N. Sakimura, T. Sugibayashi, N. Kasai, H. Ohno

    JOURNAL OF APPLIED PHYSICS 111 (7) 07C903 2012/04

    DOI: 10.1063/1.3671437  

    ISSN: 0021-8979

    eISSN: 1089-7550

  111. High-Speed Simulator including Accurate MTJ Models for Spintronics Integrated Circuit Design Peer-reviewed

    Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Hiroaki Honjo, Tadahiko Sugibayashi, Hiroki Koike, Takashi Ohsawa, Shunsuke Fukami, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh

    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) 1971-1974 2012

    DOI: 10.1109/ISCAS.2012.6271663  

    ISSN: 0271-4302

  112. Spintronics primitive gate with high error correction efficiency 6(P error) 2 for logic-in memory architecture Peer-reviewed

    Y. Tsuji, R. Nebashi, N. Sakimura, A. Morioka, H. Honjo, K. Tokutome, S. Miura, T. Suzuki, S. Fukami, K. Kinoshita, T. Hanyu, T. Endoh, N. Kasai, H. Ohno, T. Sugibayashi

    Digest of Technical Papers - Symposium on VLSI Technology 63-64 2012

    DOI: 10.1109/VLSIT.2012.6242462  

    ISSN: 0743-1562

  113. High-speed and reliable domain wall motion device: Material design for embedded memory and logic application Peer-reviewed

    S. Fukami, M. Yamanouchi, T. Koyama, K. Ueda, Y. Yoshimura, K. J. Kim, D. Chiba, H. Honjo, N. Sakimura, R. Nebashi, Y. Kato, Y. Tsuji, A. Morioka, K. Kinoshita, S. Miura, T. Suzuki, H. Tanigawa, S. Ikeda, T. Sugibayashi, N. Kasai, T. Ono, H. Ohno

    Digest of Technical Papers - Symposium on VLSI Technology 61-62 2012

    DOI: 10.1109/VLSIT.2012.6242461  

    ISSN: 0743-1562

  114. Spintronics primitive gate with high error correction efficiency 6(P error) 2 for logic-in memory architecture Peer-reviewed

    Y. Tsuji, R. Nebashi, N. Sakimura, A. Morioka, H. Honjo, K. Tokutome, S. Miura, T. Suzuki, S. Fukami, K. Kinoshita, T. Hanyu, T. Endoh, N. Kasai, H. Ohno, T. Sugibayashi

    Digest of Technical Papers - Symposium on VLSI Technology T7.4 63-64 2012

    DOI: 10.1109/VLSIT.2012.6242462  

    ISSN: 0743-1562

  115. 1Mb 4T-2MTJ nonvolatile STT-RAM for embedded memories using 32b fine-grained power gating technique with 1.0ns/200ps wake-up/power-off times Peer-reviewed

    T. Ohsawa, H. Koike, S. Miura, H. Honjo, K. Tokutome, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

    IEEE Symposium on VLSI Circuits, Digest of Technical Papers J-C6.3 46-47 2012

    DOI: 10.1109/VLSIC.2012.6243782  

  116. A 3.14 um 2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture Peer-reviewed

    Shoun Matsunaga, Sadahiko Miura, Hiroaki Honjou, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu

    IEEE Symposium on VLSI Circuits, Digest of Technical Papers J-C6.2 44-45 2012

    DOI: 10.1109/VLSIC.2012.6243781  

  117. A Content Addressable Memory Using Magnetic Domain Wall Motion Cells Peer-reviewed

    R. Nebashi, N. Sakimura, Y. Tsuji, S. Fukami, H. Honjo, S. Saito, S. Miura, N. Ishiwata, K. Kinoshita, T. Hanyu, T. Endoh, N. Kasai, H. Ohno, T. Sugibayashi

    2011 Symposium on VLSI Circuits, Digest of Technical Papers 300-301 2011/06

  118. A content addressable memory using magnetic domain wall motion cells Peer-reviewed

    Nebashi, R, Sakimura, N, Tsuji, Y, Fukami, S.a, Honjo, H, Saito, S.a, Miura, S.a, Ishiwata, N, Kinoshita, K.a, Hanyu, T, Endoh, T, Kasai, N, Ohno, H, Sugibayashi, T, a

    IEEE Symp VLSI Circuits Dig Tech Pap 5986430-301 2011

  119. Three-terminal domain-wall cell architectures Peer-reviewed

    N. Ishiwata, S. Fukami, S. Saitho, R. Nebashi, N. Sakimura, H. Honjo, S. Miura, T. Sugibayashi, Y. Thuji, M. Murahata, H. Ohno, T. Endoh, T. Hanyu, N. Kasai

    International Magnetics Conference 2011 abstract 2011

  120. Current-induced Domain Wall Motion MRAM Peer-reviewed

    N. Ishiwata, S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, S. Saito, R.Nebashi, N.Sakimura, H. Honjo, K. Mori, T. Igarashi, H. Tanigawa, S. Miura, T. Sugibayashi

    Int Magnetics Conf/Int Conf on Magnetism & Magnetic Materials Abstract 2011

  121. Current Status and Future Challemge of Embedded High-speed MRAM Peer-reviewed

    S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, S. Saitoh, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, E. Kariyada, Y. Kato, K. Suemitsu, H. Tanigawa, K. Kinoshita, S. Miura, N. Ishiwata, T. Sugibayashi

    International Conference on Solid State Devices and Materials Proceedings 2010

  122. Analysis of MTJ Edge Deformation Influence on Switching Current Distribution for Next-Generation High-Speed MRAMs Peer-reviewed

    Yukoh Katoh, Shinsaku Saito, Hiroaki Honjo, Ryusuke Nebashi, Noboru Sakimura, Tetsuhiro Suzuki, Sadahiko Miura, Tadahiko Sugibayashi

    IEEE TRANSACTIONS ON MAGNETICS 45 (10) 3804-3807 2009/10

    DOI: 10.1109/TMAG.2009.2022336  

    ISSN: 0018-9464

    eISSN: 1941-0069

  123. Performance of shape-varying magnetic tunneling junction for high-speed magnetic random access memory cells Peer-reviewed

    H. Honjo, S. Fukami, R. Nebashi, T. Suzuki, N. Ishiwata, S. Miura, T. Sugibayashi

    JOURNAL OF APPLIED PHYSICS 105 (7) 07C921 2009/04

    DOI: 10.1063/1.3062825  

    ISSN: 0021-8979

  124. Low-Current Perpendicular Domain Wall Motion Cell for Scalable High-Speed MRAM Peer-reviewed

    S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, C. Igarashi, S. Miura, N. Ishiwata, T. Sugibayashi

    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS 230-+ 2009

  125. A 90nm 12ns 32Mb 2T1MTJ MRAM Peer-reviewed

    R. Nebashi, N. Sakimura, H. Honjo, S. Saito, Y. Ito, S. Miura, Y. Kato, K. Mori, Y. Ozaki, Y. Kobayashi, N. Ohshima, K. Kinoshita, T. Suzuki, K. Nagahara, N. Ishiwata, K. Suemitsu, S. Fukami, H. Hada, T. Sugibayashi, N. Kasai

    Digest of Technical Papers - IEEE International Solid-State Circuits Conference 4977508-464 2009

    DOI: 10.1109/ISSCC.2009.4977508  

    ISSN: 0193-6530

  126. High-speed Magnetic Memory based on Spin-Torque Domain Wall Motion Peer-reviewed

    N. Ishiwata, S. Fukami, T.Suzuki, K. Nagahara, N. Ohshima, H. Honjo, K. Mori, T. Igarashi, S. Miura, T. Sugibayashi, K. Ozaki, S. Saito, R. Nebashi, N. Sakimura

    Int Conf on Solid State Devices & Materials Proceedings 2009

  127. A 90nm 12ns 32Mb 2T1MTJ MRAM Peer-reviewed

    R. Nebashi, N. Sakimura, H. Honjo, S. Saito, Y. Ito, S. Miura, Y. Kato, K. Mori, Y. Ozaki, Y. Kobayashi, N. Ohshima, K. Kinoshita, T. Suzuki, K. Nagahara, N. Ishiwata, K. Suemitsu, S. Fukami, H. Hada, T. Sugibayashi, N. Kasai

    Digest of Technical Papers - IEEE International Solid-State Circuits Conference 462-464 2009

    DOI: 10.1109/ISSCC.2009.4977508  

    ISSN: 0193-6530

  128. Low write-current magnetic random access memory cell with anisotropy-varied free layers Peer-reviewed

    S. Fukami, H. Honjo, T. Suzuki, N. Ishiwata

    JOURNAL OF APPLIED PHYSICS 104 (11) 113901 2008/12

    DOI: 10.1063/1.3032894  

    ISSN: 0021-8979

  129. Microwave spectrum of the GeCl radical Peer-reviewed

    Keiichi Tanaka, Hiroaki Honjou, Masaki J. Tsuchiya, Takehiko Tanaka

    JOURNAL OF MOLECULAR SPECTROSCOPY 251 (1-2) 369-373 2008/09

    DOI: 10.1016/j.jms.2008.04.007  

    ISSN: 0022-2852

    eISSN: 1096-083X

  130. Performance of write-line inserted magnetic tunneling junction for low-write-current magnetic random access memory cell Peer-reviewed

    H. Honjo, R. Nebashi, T. Suzuki, S. Fukami, N. Ishiwata, T. Sugibayashi, N. Kasai

    JOURNAL OF APPLIED PHYSICS 103 (7) 07A711 2008/04

    DOI: 10.1063/1.2839288  

    ISSN: 0021-8979

  131. Improvement of thermal stability of magnetoresistive random access memory device with SiN protective film deposited by high-density plasma chemical vapor deposition Peer-reviewed

    Katsumi Suemitsu, Yuichi Kawano, Hiroaki Utsumi, Hiroaki Honjo, Ryusuke Nebashi, Shinsaku Saito, Norikazu Ohshima, Tadahiko Sugibayashi, Hiromitsu Hada, Tatsuhiko Nohisa, Tadashi Shimazu, Masahiko Inoue, Naoki Kasai

    JAPANESE JOURNAL OF APPLIED PHYSICS 47 (4) 2714-2718 2008/04

    DOI: 10.1143/JJAP.47.2714  

    ISSN: 0021-4922

  132. A 500-MHz MRAM Macro for High-performance SoCs Peer-reviewed

    Noboru Sakimura, Ryusuke Nebashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato, Tadahiko Sugibayashi

    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE 261-264 2008

    DOI: 10.1109/ASSCC.2008.4708778  

  133. A 16-mb toggle MRAM with burst modes Peer-reviewed

    Tadahiko Sugibayashi, Noboru Sakimura, Takeshi Honda, Kiyokazu Nagahara, Kiyotaka Tsuji, Hideaki Numata, Sadahiko Miura, Ken-ichi Shimura, Yuko Kato, Shinsaku Saito, Yoshiyuki Fukumoto, Hiroaki Honjo, Tetsuhiro Suzuki, Katsumi Suemitsu, Tomonori Mukai, Kaoru Mori, Ryusuke Nebashi, Shunsuke Fukami, Norikazu Hshima, Hiromitsu Hada, Nobuyuki Ishiwata, Naoki Kasai, Shuichi Tahara

    IEEE JOURNAL OF SOLID-STATE CIRCUITS 42 (11) 2378-2385 2007/11

    DOI: 10.1109/JSSC.2007.906195  

    ISSN: 0018-9200

    eISSN: 1558-173X

  134. Reduction of writing field distribution in a magnetic random access memory with toggle switching Peer-reviewed

    Shunsuke Fukami, Hiroaki Honjo, Tetsuhiro Suzuki, Nobuyuki Ishiwata

    IEEE TRANSACTIONS ON MAGNETICS 43 (8) 3512-3516 2007/08

    DOI: 10.1109/TMAG.2007.900573  

    ISSN: 0018-9464

  135. MRAM cell technology for over 500-MHz SoC Peer-reviewed

    Noboru Sakimura, Tadahiko Sugibayashi, Takeshi Honda, Hiroaki Honjo, Shinsaku Saito, Tetsuhiro Suzuki, Nobuyuki Ishiwata, Shuichi Tahara

    IEEE JOURNAL OF SOLID-STATE CIRCUITS 42 (4) 830-838 2007/04

    DOI: 10.1109/JSSC.2007.891665  

    ISSN: 0018-9200

    eISSN: 1558-173X

  136. A 250-MHz 1-mbit embedded MRAM macro using 2T1MTJ cell with bitline separation and half-pitch shift architecture Peer-reviewed

    Noboru Sakimura, Tadahiko Sugibayashi, Ryusuke Nebashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato, Naoki Kasai

    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS 216-219 2007

  137. Large exchange coupling in synthetic antiferromagnet with ultrathin seed layer Peer-reviewed

    Yoshiyuki Fukumoto, Hiroaki Honjo, Chuji Igarashi, Toshihiko Nagase, Nobuyuki Ishiwata, Sumio Ikegawa, Hiroaki Yoda, Shuichi Tahara

    IEEE TRANSACTIONS ON MAGNETICS 42 (10) 2636-2638 2006/10

    DOI: 10.1109/TMAG.2006.878864  

    ISSN: 0018-9464

    eISSN: 1941-0069

  138. Conceptual material design for magnetic tunneling junction cap layer for high magnetoresistance ratio Peer-reviewed

    M Nagamine, T Nagase, K Nishiyama, M Yoshikawa, M Amano, Y Asao, S Ikegawa, H Yoda, H Honjo, K Mori, N Ishiwata, S Tahara

    JOURNAL OF APPLIED PHYSICS 99 (8) 08K703 2006/04

    DOI: 10.1063/1.2173637  

    ISSN: 0021-8979

  139. Enhancement of writing margin for low switching toggle magnetic random access memories using multilayer synthetic antiferromagnetic structures Peer-reviewed

    Y Fukumoto, T Suzuki, K Mori, H Honjo, C Igarashi, N Ohshima, S Miura, N Ishiwata, S Tahara, Y Asao, H Yoda

    JOURNAL OF APPLIED PHYSICS 99 (8) 08N905 2006/04

    DOI: 10.1063/1.2173962  

    ISSN: 0021-8979

    eISSN: 1089-7550

  140. A 16Mb toggle MRAM with burst modes Peer-reviewed

    Tadahiko Sugibayashi, Noboru Sakimura, Takeshi Honda, Kiyokazu Nagahara, Kiyotaka Tsuji, Hideaki Numata, Sadahiko Miura, Ken-Ichi Shimura, Yuko Kato, Shinsaku Saito, Yoshiyuki Fukumoto, Hiroaki Honjo, Tetsuhiro Suzuki, Katsumi Suemitsu, Tomonori Mukai, Kaoru Mori, Ryusuke Nebashi, Shunsuke Fukami, Hiromitsu Hada, Nobuyuki Ishiwata, Naoki Kasai, Shuichi Tahara

    2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006 299-302 2006

    DOI: 10.1109/ASSCC.2006.357910  

  141. MRAM Cell Technology for Over 500MHz SoC Peer-reviewed

    N. Sakimura, T. Sugibayashi, Y. Honda, H. Honjo, S. Saito, T. Suzuki, N. Ishiwata, S.Tahara

    Symp on VLSI Circuits Proceedings 2006

  142. Toggling cell with four antiferromagnetically coupled ferromagnetic layers for high density MRAM with low switching current Peer-reviewed

    T Suzuki, Y Fukumoto, K Mori, H Honjo, R Nebashi, S Miura, K Nagahara, S Saito, H Numata, K Tsuji, T Sugibayashi, H Hada, N Ishiwata, Y Asao, S Ikegawa, H Yoda, S Tahara

    2005 Symposium on VLSI Technology, Digest of Technical Papers 188-189 2005

    DOI: 10.1109/.2005.1469262  

  143. Thermally Stable MTJ for High Density MRAM Peer-reviewed

    S. Ikegawa, T. Kishi, Y. Asao, T. Sugibayashi, H. Hada, S. Tahara, H. Yoda, N. Ishiwata, M. Nagamine, T. Nagase, K. Nishiyama, T. Mituzuka, N. Ohshima, H. Honjo, T. Ueda

    Int Conf on Solid State Devices & Materials Proceedings 2004

  144. Read performance of tunneling magnetoresistive heads Peer-reviewed

    K Ishihara, M Nakada, E Fukami, K Nagahara, H Honjo, K Ohashi

    IEEE TRANSACTIONS ON MAGNETICS 37 (4) 1687-1690 2001/07

    DOI: 10.1109/20.950938  

    ISSN: 0018-9464

  145. Co-Ni-Fe write heads with a 10-mu m yoke length for high-speed recording Peer-reviewed

    Y Nonaka, H Honjo, T Toba, S Saito, T Ishi, M Saito, N Ishiwata, K Ohashi

    IEEE TRANSACTIONS ON MAGNETICS 36 (5) 2514-2516 2000/09

    DOI: 10.1109/20.908490  

    ISSN: 0018-9464

  146. CoNiFe write heads with a 10-μm core for high-speed recording

    Y. Nonaka, H. Honjo, T. Toba, S. Saitho, T. Ishi, M. Saito, N. Ishiwata, K. Ohashi

    Digests of the Intermag Conference 2000

    Publisher: IEEE

    ISSN: 0074-6843

  147. Purity of films and performance of recording heads Peer-reviewed

    K Ohashi, M Saito, H Honjo, T Toba, Y Nonaka, N Ishiwata

    ELECTROCHEMICAL TECHNOLOGY APPLICATIONS IN ELECTRONICS III 99 (34) 241-249 2000

  148. Determination of the proton tunneling splitting of tropolone in the ground state by microwave spectroscopy Peer-reviewed

    K Tanaka, H Honjo, T Tanaka, H Kohguchi, Y Ohshima, Y Endo

    JOURNAL OF CHEMICAL PHYSICS 110 (4) 1969-1978 1999/01

    DOI: 10.1063/1.477863  

    ISSN: 0021-9606

  149. MILLIMETER-WAVE SPECTRUM OF GERMANIUM DICHLORIDE GECL2 - EQUILIBRIUM STRUCTURE AND ANHARMONIC-FORCE FIELD Peer-reviewed

    MJ TSUCHIYA, H HONJOU, K TANAKA, T TANAKA

    JOURNAL OF MOLECULAR STRUCTURE 352 407-415 1995/06

    ISSN: 0022-2860

Show all ︎Show first 5

Misc. 46

  1. High thermal tolerance synthetic ferrimagnetic reference layer with modified buffer layer by ion irradiation for perpendicular anisotropy magnetic tunnel junctions.

    HONJO Hiroaki

    International magnetic Conference 2018/04

    DOI: 10.1109/INTMAG.2018.8508823  

  2. 革新的スピントロニクス技術による消費電力と演算性能のジレンマの解決 (磁気が拓くイノベーション)

    遠藤哲郎, 本庄弘明, 西岡浩一, 小池洋紀, 馬奕涛, 池田正二

    社団法人日本磁気学会研究会資料 231 1-6 2021/03

  3. A demonstration of high-performance STT-MRAM by development of unit process and integration process

    H. Sato, H. Honjo, T. Watanabe, M. Niwa, H. Koike, S. Miura, T. Saito, H. Inoue, T. Nasuno, T. Tanigawa, Y. Noguchi, T. Yoshiduka, M. Yasuhira, S. Ikeda, S.- Y. Kang, T. Kubo, K. Yamashita, R. Tamura, T. Nishimura, K. Murata, T. Endoh

    ICD 2019/04/23

  4. 1T1MTJ STT-MRAM Cell Array Design with an Adaptive Reference Voltage Generator

    小池 洋紀, 三浦 貞彦, 本庄 弘明, 渡辺 俊成, 佐藤 英夫, 佐藤 創志, 那須野 孝, 野口 靖夫, 安平 光雄, 谷川 高穂, 村口 正和, 丹羽 正昭, 伊藤 顕知, 池田 正二, 大野 英男, 遠藤 哲郎

    電子情報通信学会技術研究報告 = IEICE technical report : 信学技報 116 (3) 51-56 2016/04/14

    Publisher: 電子情報通信学会

    ISSN: 0913-5685

  5. 1T1MTJ STT-MRAM Cell Array Design with an Adaptive Reference Voltage Generator

    小池洋紀, 三浦貞彦, 本庄弘明, 渡辺俊成, 小池洋紀, 三浦貞彦, 本庄弘明, 渡辺俊成, 佐藤英夫, 佐藤創志, 那須野孝, 野口靖夫, 安平光雄, 谷川高穂, 村口正和, 丹羽正昭, 佐藤創志, 那須野孝, 野口靖夫, 安平光雄, 谷川高穂, 村口正和, 丹羽正昭, 伊藤顕知, 池田正二, 池田正二, 大野英男, 遠藤哲郎, 遠藤哲郎

    電子情報通信学会技術研究報告 116 (3(ICD2016 1-15)) 51‐56 2016/04/07

    ISSN: 0913-5685

  6. A 90-nm Three-terminal MRAM Embedded Nonvolatile Microcontroller for Standby-Power-Critical Applications

    SAKIMURA Noboru, TSUJI Yukihide, NEBASHI Ryusuke, HONJO Hiroaki, MORIOKA Ayuka, ISHIHARA Kunihiko, KINOSHITA Keizo, FUKAMI Shunsuke, MIURA Sadahiko, KASAI Naoki, ENDOH Tetsuo, OHNO Hideo, HANYU Takahiro, SUGIBAYASHI Tadahiko

    Technical report of IEICE. SDM 114 (174) 39-44 2014/08/04

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    A 90-nm fully nonvolatile microcontroller employing three-terminal eMRAM cell into both nonvolatile logic and memory circuits was demonstrated. It achieved 20-MHz operating frequency, zero standby leakage by power gating technique and 120-ns wakeup time without forwarding of re-boot code from memory.

  7. A 90-nm Three-terminal MRAM Embedded Nonvolatile Microcontroller for Standby-Power-Critical Applications

    SAKIMURA Noboru, TSUJI Yukihide, NEBASHI Ryusuke, HONJO Hiroaki, MORIOKA Ayuka, ISHIHARA Kunihiko, KINOSHITA Keizo, FUKAMI Shunsuke, MIURA Sadahiko, KASAI Naoki, ENDOH Tetsuo, OHNO Hideo, HANYU Takahiro, SUGIBAYASHI Tadahiko

    Technical report of IEICE. ICD 114 (175) 39-44 2014/08/04

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    A 90-nm fully nonvolatile microcontroller employing three-terminal eMRAM cell into both nonvolatile logic and memory circuits was demonstrated. It achieved 20-MHz operating frequency, zero standby leakage by power gating technique and 120-ns wakeup time without forwarding of re-boot code from memory.

  8. A 90-nm Three-terminal MRAM Embedded Nonvolatile Microcontroller for Standby-Power-Critical Applications

    崎村昇, 辻幸秀, 根橋竜介, 本庄弘明, 森岡あゆ香, 石原邦彦, 木下啓藏, 深見俊輔, 三浦貞彦, 笠井直記, 遠藤哲郎, 大野英男, 羽生貴弘, 杉林直彦

    電子情報通信学会技術研究報告 114 (175(ICD2014 31-52)) 39-44 2014/07/28

    ISSN: 0913-5685

  9. A 1Mb STT-MRAM for Nonvolatile Embedded Memories performing 1.5ns/2.1ns Random Read/Write Cycle Time : Background Write (BGW) Scheme applied to a 6T2MTJ Memory Cell

    OHSAWA Takashi, KOIKE Hiroki, MIURA Sadahiko, KINOSHITA Keizo, HONJO Hiroaki, IKEDA Shoji, HANYU Takahiro, OHNO Hideo, ENDOH Tetsuo

    Technical report of IEICE. ICD 114 (13) 33-38 2014/04/17

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    This paper reports on a 1Mb STT-MRAM achieving 2.1nsec write cycle with background write (BGW) scheme applied to a 6T2MTJ memory cell in which a pair of MTJs are switched by using the data updated in a CMOS latch in a fast write cycle. By this scheme, fast embedded memories like L3 and L2 cache can be made nonvolatile to achieve low-power computers.

  10. A Power-Gated MPU with 3-μsec Entry/Exit Delay using MTJ-Based Nonvolatile Flip-Flop

    KOIKE Hiroki, SAKIMURA Noboru, NEBASHI Ryusuke, TSUJI Yukihide, MORIOKA Ayuka, MIURA Sadahiko, HONJO Hiroaki, SUGIBAYASHI Tadahiko, OHSAWA Takashi, IKEDA Shoji, HANYU Takahiro, OHNO Hideo, ENDOH Tetsuo

    Technical report of IEICE. ICD 114 (13) 85-90 2014/04/17

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    We propose a novel power-gated microprocessor unit (MPU) using a nonvolatile flip-flop (NV-F/F) with magnetic tunnel junction (MTJ). By using the NV-F/F to store the MPU's internal state, this MPU realizes power-gating operation with a small 3-μsec entry/exit delay penalty in power-on/power-off. To achieve this short entry/exit delay, an appropriate NV-F/F circuit, which can perform stable high speed store/recall operations, has been developed. The MPU will help in the realization of low power systems due to its easy controllability for the power gating mode.

  11. A Power-Gated MPU with 3-.MU.sec Entry/Exit Delay using MTJ-Based Nonvolatile Flip-Flop

    小池洋紀, 崎村昇, 根橋竜介, 辻幸秀, 森岡あゆ香, 三浦貞彦, 本庄弘明, 杉林直彦, 大澤隆, 池田正二, 羽生貴弘, 大野英男, 遠藤哲郎

    電子情報通信学会技術研究報告 114 (13(ICD2014 1-18)) 85-90 2014/04/10

    ISSN: 0913-5685

  12. A 1Mb STT-MRAM for Nonvolatile Embedded Memories performing 1.5ns/2.1ns Random Read/Write Cycle Time-Background Write (BGW) Scheme applied to a 6T2MTJ Memory Cell-

    大澤隆, 小池洋紀, 三浦貞彦, 木下啓蔵, 本庄弘明, 池田正二, 羽生貴弘, 大野英男, 遠藤哲郎

    電子情報通信学会技術研究報告 114 (13(ICD2014 1-18)) 33-38 2014/04/10

    ISSN: 0913-5685

  13. 1Mb 4T-2MTJ Nonvolatile STT-RAM for Embedded Memories Using 32b Fine-Gained Power Gating Technique : Achieves 1.0ns/200ps Wake-Up/Power-Off Times

    ENDOH Tetsuo, OHSAWA Takashi, KOIKE Hiroki, MIURA Sadahiko, HONJO Hiroaki, TOKUTOME Keiichi, IKEDA Shoji, HANYU Takahiro, OHNO Hideo

    Technical report of IEICE. ICD 113 (1) 27-32 2013/04/11

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    A 1Mb embedded memory was designed and fabricated using a cell consisting of four NFETs and two spin-transfer torque magnetic tunnel junctions (STT-MTJs) which is a nonvolatile memory device with excellent write endurance. A 32b fine-grained power gating technique is applied to achieve a fast access/cycle times along with a low standby and operation powers. Since the 4T2MTJ cell size is defined by its four NFETs with the two MTJs put on them, the cell has a potential to become smaller than the SRAM cell. It was shown that the 4T2MTJ STT-RAM macro can be smaller than the SRAM counterpart by scaling the technology to 25nm-45nm and beyond, depending on its scaling scenarios, due to the MTJ switching current reduction by the scaling.

  14. Fabrication of a Nonvolatile TCAM Chip Based on 4T-2MTJ Cell Structure

    MATSUNAGA Shoun, MIURA Sadahiko, HONJO Hiroaki, KINOSHITA Keizo, IKEDA Shoji, ENDOH Tetsuo, OHNO Hideo, HANYU Takahiro

    Technical report of IEICE. ICD 113 (1) 33-38 2013/04/11

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    Higher density and lower standby power are demanded in ternary content-addressable memory (TCAM), that realizes huge number of information retrieval at a time with its fully parallel manner. In this paper, we propose and demonstrate a four-MOS-transistor/two-MTJ-device (4T-2MTJ) cell circuit for a standby-power-free and high-density fully parallel nonvolatile TCAM. By optimally merging a nonvolatile storage function and a comparison logic function into the TCAM cell circuit with nonvolatile logic-in-memory structure, the transistor counts required in the cell circuit become minimized. As a result, the cell size becomes 3.14um^2 under a 90-nm CMOS and a 100-nm MTJ technologies.

  15. Highly Reliable Logic Primitive Gates for Spintronics-Based Logic LSI

    Tsuji Y, Nebashi R, Sakimura N, Morioka A, Honjo H, Tokutome K, Miura S, Suzuki T, Fukami S, Kinoshita K, Hanyu T, Endoh T, Kasai N, Ohno H, Sugibayashi T

    Technical report of IEICE. ICD 113 (1) 41-46 2013/04/11

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    Implementing redundancy within a Spintronis Primitive Gata (SPG) using multi-terminal DWM cells ensures high reliability for the logic use. The overheads of this technique, such as cell area, read margin, and write power consumption, have also been investigated.

  16. 1Mb 4T-2MTJ Nonvolatile STT-RAM for Embedded Memories Using 32b Fine-Gained Power Gating Technique-Achieves 1.0ns/200ps Wake-Up/Power-Off Times-

    遠藤哲郎, 大澤隆, 小池洋紀, 三浦貞彦, 本庄弘明, 徳留圭一, 池田正二, 羽生貴弘, 大野英男

    電子情報通信学会技術研究報告 113 (1(ICD2013 1-23)) 27-32 2013/04/04

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    A 1Mb embedded memory was designed and fabricated using a cell consisting of four NFETs and two spin-transfer torque magnetic tunnel junctions (STT-MTJs) which is a nonvolatile memory device with excellent write endurance. A 32b fine-grained power gating technique is applied to achieve a fast access/cycle times along with a low standby and operation powers. Since the 4T2MTJ cell size is defined by its four NFETs with the two MTJs put on them, the cell has a potential to become smaller than the SRAM cell. It was shown that the 4T2MTJ STT-RAM macro can be smaller than the SRAM counterpart by scaling the technology to 25nm-45nm and beyond, depending on its scaling scenarios, due to the MTJ switching current reduction by the scaling.

  17. Fabrication of a Nonvolatile TCAM Chip Based on 4T-2MTJ Cell Structure

    松永翔雲, 三浦貞彦, 本庄弘明, 木下啓蔵, 池田正二, 遠藤哲郎, 大野英男, 羽生貴弘

    電子情報通信学会技術研究報告 113 (1(ICD2013 1-23)) 33-38 2013/04/04

    ISSN: 0913-5685

  18. Highly Reliable Logic Primitive Gates for Spintronics-Based Logic LSI

    辻幸秀, 根橋竜介, 崎村昇, 森岡あゆ香, 本庄弘明, 徳留圭一, 三浦貞彦, 鈴木哲広, 深見俊輔, 木下啓藏, 羽生貴弘, 遠藤哲郎, 笠井直記, 大野英男, 杉林直彦

    電子情報通信学会技術研究報告 113 (1(ICD2013 1-23)) 41-46 2013/04/04

    ISSN: 0913-5685

  19. A Non-Volatile Content Addressable Memory Using Three-Terminal Magnetic Domain Wall Motion Cells

    根橋竜介, 崎村昇, 辻幸秀, 深見俊輔, 本庄弘明, 齊藤信作, 三浦貞彦, 石綿延行, 木下啓蔵, 羽生貴弘, 遠藤哲郎, 笠井直記, 大野英男, 杉林直彦

    電子情報通信学会技術研究報告 112 (15(ICD2012 1-18)) 49-54 2012/04/16

    Publisher: 一般社団法人電子情報通信学会

    ISSN: 0913-5685

    More details Close

    A 5-ns search operation of a non-volatile content addressable memory was demonstrated. The CAM macro, with a capacity of 16 kb, was fabricated using 90-nm CMOS and domain wall (DW) motion processes. The operating speed was comparable to that of SRAM-based CAM.

  20. 磁気トンネル接合素子のプラズマプロセス誘起ダメージとリカバリーの試み

    木下啓藏, 山本直志, 本庄弘明, 末光克巳, 石綿延行, 大嶋則和, 深見俊輔, 山本弘輝, 森田正, 笠井直記, 杉林直彦, 池田正二, 大野英男

    応用物理学会学術講演会講演予稿集(CD-ROM) 72nd ROMBUNNO.31P-M-5 2011/08/16

  21. 高速Spin‐RAM技術とロジック回路への適用

    崎村昇, 根橋竜介, 本庄弘明, 深見俊輔, 石綿延行, 杉林直彦

    応用物理学関係連合講演会講演予稿集(CD-ROM) 58th ROMBUNNO.24P-KQ-4 2011/03/09

  22. C-12-5 Design and Demonstration of a Nonvolatile Logic Function Macro using Magnetic Flip-flops

    Sakimura Noboru, Nebashi Ryusuke, Honjo Hiroaki, Saito Shinsaku, Miura Sadahiko, Sugibayashi Tadahiko

    Proceedings of the IEICE General Conference 2011 (2) 77-77 2011/02/28

    Publisher: The Institute of Electronics, Information and Communication Engineers

  23. 磁気フリップフロップによる不揮発性論理演算マクロの設計と実証

    崎村昇, 根橋竜介, 本庄弘明, 斉藤信作, 三浦貞彦, 杉林直彦

    電子情報通信学会大会講演論文集 2011 (2) 77-77 2011/02/28

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 1349-1369

  24. スピン移行トルク磁壁移動を用いた高速磁気ランダムアクセスメモリ

    三浦貞彦, 深見俊輔, 鈴木哲広, 永原聖万, 大嶋則和, 加藤有光, 斉藤信作, 根橋竜介, 崎村昇, 本庄弘明, 森馨, 谷川博信, 石綿延行, 杉林直彦

    半導体・集積回路技術シンポジウム講演論文集 74th 89-92 2010/07/08

    Publisher: 電気化学会電子材料委員会

  25. SoC混載に適した垂直磁化磁壁移動型MRAM

    石綿延行, 深見俊輔, 鈴木哲広, 永原聖万, 大嶋則和, 尾崎康亮, 齊藤信作, 根橋竜介, 崎村昇, 本庄弘明, 森馨, 五十嵐忠二, 三浦貞彦, 杉林直彦

    日本磁気学会研究会資料 168th 41-45 2009/11/02

    Publisher: 日本磁気学会

    ISSN: 1882-2940

  26. 高速混載MRAM用磁場書きセルの書込み電流ばらつきの解析

    加藤有光, 斎藤信作, 本庄弘明, 根橋竜介, 崎村昇, 三浦貞彦, 杉林直彦

    応用物理学会学術講演会講演予稿集 70th (2) 691 2009/09/08

  27. MRAM technology trend and evolution, 32Mb MRAM development

    杉林直彦, 根橋竜介, 崎村昇, 本庄弘明, 斉藤信作, 伊藤雄一, 三浦貞彦, 加藤有光, 森馨, 尾崎康亮, 小林洋介, 大嶋則和, 木下啓藏, 鈴木哲広, 永原聖万, 石綿延行, 末光克巳, 深見俊輔, 波田博光, 笠井直記

    電子情報通信学会技術研究報告 109 (2(ICD2009 1-12)) 13-17 2009/04/06

    Publisher: 一般社団法人電子情報通信学会

    ISSN: 0913-5685

    More details Close

    MRAM is the only nonvolatile memory with unlimited write endurance. We discuss the MRAM technology trend and applications in which the MRAM unique feature creates added value. We describe a prospect of MRAM technology evolution. We have been developing MRAMs using a 2T1MTJ cell because of its suitableness for embedded memories. We also describe a 32Mb MRAM, which is the latest development using the 2T1MTJ cell.

  28. Low-Current Perpendicular Domain Wall Motion Cell for Scalable High-Speed MRAM

    S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, C. Igarashi, S. Miura, N. Ishiwata, T. Sugibayashi

    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS 109 (133(SDM2009 97-116)) 230-+ 2009

    ISSN: 0913-5685

  29. 一軸書込みMRAMセルの低電流化

    三浦貞彦, 本庄弘明, 加藤有光, 齋藤信作, 崎村昇, 根橋竜介, 杉林直彦

    応用物理学会学術講演会講演予稿集 69th (2) 662 2008/09/02

  30. Improvement of Thermal Stability of MRAM Device with SiN Protective Film Deposited by HDP CVD

    SUEMITSU Katsumi, KAWANO Yuichi, UTSUMI Hiroaki, HONJO Hiroaki, NEBASHI Ryusuke, SAITO Shinsaku, OHSHIMA Norikazu, SUGIBAYASHI Tadahiko, HADA Hiromitsu, NOHISA Tatsuhiko, SHIMAZU Tadashi, INOUE Masahiko, KASAI Naoki

    2007 1154-1155 2007/09/19

  31. High-speed MRAM Cell Technology for system LSIs

    崎村昇, 杉林直彦, 根橋竜介, 本庄弘明, 志村健一, 笠井直記

    電子情報通信学会技術研究報告 107 (1(ICD2007 1-16)) 1-5 2007/04/05

    Publisher: 一般社団法人電子情報通信学会

    ISSN: 0913-5685

    More details Close

    We has succeeded in developing new MRAM cell technology suitable for high-speed memory macro embedded in next generation system LSIs. The new cell technology includes three key elements; a 2T1MTJ cell structure to accelerate write mode cycle time, a 5T2MTJ cell structure to accelerate read mode cycle time and a write-line-inserted MTJ to reduce writing current. It realized added-value, non-volatile MRAM macros that can be substituted for SRAM macros embedded in system LSIs operating at over 200MHz.

  32. A 250-MHz 1-mbit embedded MRAM macro using 2T1MTJ cell with bitline separation and half-pitch shift architecture

    Noboru Sakimura, Tadahiko Sugibayashi, Ryusuke Nebashi, Hiroaki Honjo, Shinsaku Saito, Yuko Kato, Naoki Kasai

    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS 108 (6(ICD2008 1-16)) 216-219 2007

    ISSN: 0913-5685

  33. A 4-Mb MRAM macro comprising shared write-selection transistor cells and using a leakage-replication read scheme

    Ryusuke Nebashi, Noboru Sakimura, Tadahiko Sugibayashi, Naoki Kasai

    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS 108 (6(ICD2008 1-16)) 220-223 2007

    ISSN: 0913-5685

  34. A 4Mb MRAM and its experimental application

    SUGIBAYASHI Tadahiko, HONDA Takeshi, SAKIMURA Noboru, NAGAHARA Kiyokazu, MIURA Sadahiko, SHIMURA Ken-ichi, TSUJI Kiyotaka, FUKUMOTO Yoshiyuki, HONJO Hiroaki, SUZUKI Tetsuhiro, KATO Yuko, SAITO Shinsaku, KASAI Naoki, NUMATA Hideaki, OSHIMA Norikazu, NEBASHI Ryusuke, SUEMITSU Katsumi, MUKAI Tomonori, MORI Kaoru, FUKAMI Shunsuke, ISHIWATA Nobuyuki, HADA Hiromitsu, TAHARA Shuichi

    IEICE technical report 106 (2) 61-65 2006/04/06

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    The memory-cell technology, circuit technology and fabrication results of a newly developed 4Mb MRAM and an application proposal for MRAM are reported. Its memory cell is "toggle" type. It is designed with 0.24um MRAM+0.18um CMOS process. Its area size is 2.24um^2. Sense amplifier and write current source circuitry is designed for burst modes and is easy to adjust their circuit characteristics by registers with fuses. The die size of 4Mb MRAM is 5mm×7.8mm. A demo system of a drive-recorder application proposal, in which an MRAM feature is effectively used, is fabricated.

  35. 技術開発 高速・大容量磁気ヘッド技術 (ストレージソリューション技術特集)

    石綿 延行, 本庄 弘明, 藤方 潤一

    NEC技報 54 (6) 41-44 2001/06

    Publisher: 日本電気

    ISSN: 0285-4139

  36. Magnetic Heads with Ultrasmall Cores for High-Speed Recording

    OHASHI K, ISHIWATA N, HONJO H, ISHI T, NONAKA Y, TOBA T, SAITO S

    Journal of Magnetics Society of Japan 25 (6) 1316-1321 2001/06/01

    Publisher: 日本応用磁気学会

    ISSN: 0285-0192

    More details Close

    Magnetic recording heads with a high-moment Co-Ni-Fe core are examined. Saturation flux density B_s of the core is 2.0 T. Good high-frequency write performance up to 500 MHz is obtained by reducing the core length to less than 10 μm. Excellent write performance of narrow (0.55 μm) pole tip head is also confirmed with high coercivity of a 480 kA/m (6000 Oe) medium. Finally, simulation results for higher-density and higher-speed magnetic recording are discussed.

  37. Development of high density recording heads with Co-Ni-Fe plated films

    Ishiwata N, Nonaka Y, Honjo H, Toba T, Saito S, Saito M, Ishi T, Ohashi K

    Proceedings of the IEICE General Conference 2001 (2) 163-163 2001/03/07

    Publisher: The Institute of Electronics, Information and Communication Engineers

  38. Magnetoresistive Head with Spin-dependent Tunnel Junction

    Nakada M, Fujikata J, Ishihara K, Ishi T, Mori S, Nagahara K, Honjo H, Fukami E, Ishiwata N, Ohashi K

    Proceedings of the IEICE General Conference 2001 (2) 165-166 2001/03/07

    Publisher: The Institute of Electronics, Information and Communication Engineers

  39. Write heads with high B_s pole material : Co-Ni-Fe write heads with small core for high-speed recording

    ISHI T, NONAKA Y, HONJO H, TOBA T, SAITO S, SAITO M, SUZUKI F, ISHIWATA N, OHASHI K

    日本応用磁気学会学術講演概要集 = Digest of ... annual conference on magnetics in Japan 24 160a-160b 2000/09/01

    ISSN: 1340-8100

  40. Write performance of high-Bs heads with small core for high-speed recording

    NONAKA Y, TOBA T, HONJO H, SAITO S, ISHI T, SAITO M, ISHIWATA N, OHASHI K

    IEICE technical report. Magnetic recording 100 (188) 17-22 2000/07/07

    Publisher: The Institute of Electronics, Information and Communication Engineers

    ISSN: 0913-5685

    More details Close

    We developed a recording head with a core of Co-Ni-Fe film, which had a saturation-induction of 2T, and 9.5μm in length for a high-speed recording to high coercivity media. The time response of the head field was calculated. We found that a faster rise time of the head field was obtained by reducing the core length of the head to 10μm, even when the core consisted of the Co-Ni-Fe film, which had a low resistivity of 0.2μΩm. The small core Co-Ni-Fe heads are suited to the high-speed and high-density recording because of their good write performance at the frequency of 250MHz for a medium with the coercivity of 400kA/m(5kOe.)

  41. Write Performance of Recording Heads with a High-Bs Pole for High-Hc Media

    NONAKA Y, TOBA T, SAITO S, HONJO H, ISHI T, ISHIWATA N, OHASHI K

    Journal of the Magnetics Society of Japan 24 (4) 355-358 2000/04/15

    Publisher: The Magnetics Society of Japan

    DOI: 10.3379/jmsjmag.24.355  

    ISSN: 0285-0192

    More details Close

    A magnetic recording head with a Co-Ni-Fe/Ni-Fe composite write pole was designed. The saturation induction <i>Bs</i> of Co-Ni-Fe is 2 T. In a computer simulation of a 3D static magnetic field, a recording head with Co-Ni-Fe films on both sides of a write gap generated a longitudinal write field of 9.9 kOe at a magnetic spacing of 40 nm from the write gap. The write characteristics of the recording head with the dual high-Bs structure designed above was tested for media with high coercivities of 4.5 to 7 kOe. The overwrite performance is over 30 dB for a medium with high coercivity of 7 kOe. Straight patterns of magnetic transitions written on the medium with a coercivity of 7 kOe were observed by using a magnetic force microscope (MFM). On the other hand, bends were found in the track-edges of magnetic transitions written on a medium with a coercivity of 4.5 kOe. This indicates that the recording head generated too large a write field for the medium with a coercivity of 4.5 kOe.

  42. Write Performance of High Bs Heads with Small Core for High-speed Recording

    Nonaka Y, Toba T, Honjo H, Saito S, Ishi T, Saito M, Ishiwata N, Ohashi K

    Proceedings of the IEICE General Conference 2000 (2) 25-25 2000/03/07

    Publisher: The Institute of Electronics, Information and Communication Engineers

  43. 高Bs記録ヘッドによる高保磁力媒体への記録特性

    野中義弘, 鳥羽環, 斎藤信作, 本庄弘明, 石勉, 石綿延行, 大橋啓之

    日本応用磁気学会学術講演概要集 23 200 1999/10/05

    ISSN: 1340-8100

  44. Write performance of Recording heads with a High Bs Pole for High Hc media

    NONAKA Y, TOBA T, SAITO S, HONJO H, ISHI T, ISHIWATA N, OHASHI K

    日本応用磁気学会学術講演概要集 = Digest of ... annual conference on magnetics in Japan 23 200-200 1999/10/01

  45. GeClのミリ波分光

    本庄弘明, 田中桂一, 田中武彦

    日本化学会講演予稿集 63rd (1) 417 1992/03

    ISSN: 0285-7626

  46. トロポロンのマイクロ波分光

    本庄弘明, 尾中浩明, 田中桂一, 田中武彦

    分子構造総合討論会講演要旨集 1990 37 1990/10

Show all ︎Show first 5

Books and Other Publications 1

  1. スピントロニクス ハンドブック

    2023/05

Presentations 42

  1. 25 nm iPMA-type Hexa-MTJ with solder reflow capability and endurance>10^7 for eFlash-type MRAM IEEE International electron devices meeting

    2022/12

  2. First demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400℃ thermal tolerance by canted SOT structure and its advanced patterning/SOT channel technology

    H. Honjo, T. V. A. Nguyen, T. Watanabe, T. Nasuno, C. Zhang, T. Tanigawa, S. Miura, H. Inoue, M. Niwa, T. Yoshiduka, Y. Noguchi, M. Yasuhira, A. Tamakoshi, M. Natsui, Y. Ma, H. Koike, Y. Takahashi, K. Furuya, H. Shen, S. Fukami, H. Sato, S. Ikeda, T. Hanyu, H. Ohno, T. Endoh

    International Electron Device Meeting 2019/12

  3. Origin of variation of shift field via annealing at 400oC in a perpendicular-anisotropy magnetic tunnel junction with [Co/Pt]-multilayers based synthetic ferrimagnetic reference layer International-presentation

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi

    Annual Conference on Magnetism & Magnetic Materials 2016/10/31

  4. iPMA-type Hexa-MTJ for High Density eFlash-type MRAM Invited

    2023/03/28

  5. Influence of Iridium Sputtering Conditions on the Magnetic Properties of Co/Pt-Based Iridium-Synthetic Antiferromagnetic Coupling Reference Layer

    H. Honjo, H. Naganuma, K. Nishioka, T. V. A. Nguyen, M. Yasuhira, S. Ikeda, T. Endoh

    Joint MMM-Intermag Conference 2022/01/10

  6. Advanced 18 nm Quad-MTJ technology overcomes dilemma of Retention and Endurance under Scaling beyond 2X nm

    H. Naganuma, S. Miura, H. Honjo, K. Nishioka, T. Watanabe, T. Nasuno, H. Inoue, T. V. A. Nguyen, Y. Endo, Y. Noguchi, M. Yasuhira, S. Ikeda, T. Endoh

    2021/06/18

  7. Effect of Magnetic Coupling Between Two CoFeB Layers on Thermal Stability in Perpendicular Magnetic Tunnel Junctions with MgO/CoFeB/Insertion Layer/CoFeB/MgO Free Layer

    K. Nishioka, S. Miura, H. Honjo, H. Naganuma, T. V. A. Nguyen, T. Watanabe, S. Ikeda, T. Endoh

    IEEE International Magnetic Conference 2021/04/26

  8. Perpendicular magnetic tunnel junctions with reference layer based on four anti-ferromagnetically coupled Co/Pt layers

    H. Honjo, S. Miura, K. Nishioka, H. Naganuma, T. Watanabe, Y. Noguchi, T. V. A. Nguyen, M. Yasuhira, S. Ikeda, T. Endoh

    IEEE International Magnetic Conference 2021/04/26

  9. Hiroaki Honjo 革新的スピントロニクス技術による消費電力と演算性能のジレンマの解決 (磁気が拓くイノベーション) Invited

    遠藤哲郎, 本庄弘明, 西岡浩一, 小池洋紀, 馬奕涛, 池田正二

    日本磁気学会研究会 2021/03/30

  10. Effect of surface modification treatment on top pinned MTJ with perpendicular easy axis

    H. Honjo, S.Ikeda, M. Yasuhira, T. Endoh

    66th Annual Conference on Magnetism and Magnetic Materials 2020/11

  11. Effect of cap material on thermal tolerance in a structure with MgO/CoFeB-based free layer/MgO/cap layer.

    H. Honjo, M. Yasuhira, S. Ikeda, H. Sato, T. Endoh

    64th Annual Conference on Magnetism and Magnetic Materials 2019/11/07

  12. An Ultra-Low-Power STT-MRAM-Based Multi-Core Associative Coprocessor with Inter-Core Pipeline Scheme for Large-Scale Full-Adaptive Nearest Pattern Search International-presentation

    Y. Ma, S. Miura, H. Honjo, S. Ikeda, T. Endoh

    2019 International Conference on Solid State Devices and Materials 2019/09/04

  13. An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor- Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz

    M. Natsui, D. Suzuki, A. Tamakoshi, T. Watanabe, H. Honjo, H. Koike, T. Nasuno, Y. Ma, T. Tanigawa, Y. Noguchi, M. Yasuhira, H. Sato, S. Ikeda, H. Ohno, T. Endoh, T. Hanyu

    International Solid-State Circuits Conference 2019/02/19

  14. Insertion Layer Thickness Dependence of Magnetic and Electrical Properties for Double CoFeB/MgO Interface Magnetic Tunnel Junctions International-presentation

    S. Miura, T. V. A. Nguyen, Y. Endo, H. Sato, S. Ikeda, K. Nishioka, H. Honjo, T. Endoh

    2019/01/17

  15. Critical role of sputtering condition for reference layer on magnetic and transport properties of perpendicular-anisotropy magnetic tunnel junction. International-presentation

    H. Honjo, H. Sato, S. Ikeda, T. Endoh

    2019/01/15

  16. High-performance (Co)FeB/MgO-based magnetic tunnel junctions with perpendicular easy axis down to single-digit nanometer scale International-presentation

    Spintronics Workshop on LSI 2018/06

  17. 1T-1MTJ type embedded STT-MRAM with advanced low-damage and short-failure-free RIE technology down to 32 nmΦ MTJ patterning International-presentation

    H. Sato, T. Watanabe, H. Honjo

    International Memory Workshop 2018/05/15

  18. Performance advances in double CoFeB/MgO interface p-MTJs by designing cap stack structure International-presentation

    HONJO Hiroaki

    Kick-off Symposium for World Leading Research Centers -Materials Science and Spintronics- 2018/02/20

  19. Improvement of magnetic and transport properties in perpendicular-anisotropy MTJs by engineering tungsten insertion layer sputtering conditions

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi

    IEDM MRAM Special Poster Session 2017/12/05

  20. Impact of sputtering condition for tungsten on magnetic and transport properties of magnetic tunneling junction with CoFeB/W/CoFeB free layer.

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi

    Intermag2017 2017/04/24

  21. Impact of sputtering condition for tungsten on magnetic and transport properties of magnetic tunneling junction International-presentation

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanabe, S. Miura, T. Nasuno, Y. Noguchi

    IEEE. International Magnetic Conference 2017/04/23

  22. Material development in advanced STT-MRAM International-presentation

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi

    3rd CIES Technology Forum 2017/03/21

  23. High thermal tolerance reference layer with surface modification seed layer for perpendicular anisotropy MTJs International-presentation

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi

    IEDM 2016/12

  24. Performance advances in double CoFeB/MgO interface p-MTJs with high thermal tolerance cap designed for CMOS BEOL compatibility International-presentation

    H. Honjo, S. Ikeda, H. Sato, K. Nishioka, T. Watanebe, S. Miura, T. Nasuno, Y. Noguchi

    IEDM 2016/12

  25. High thermal tolerance synthetic ferrimagnetic reference layer with developed buffer layer for perpendicular anisotropy magnetic tunnel junctions International-presentation

    H. Honjo, S. Ikeda, H. Sato, T. Watanabe, S. Miura, T. Nasuno, Y. Noguchi, M. Yasuhira, T. Tanigawa, H. Koike, M. Muraguchi, M. Niwa, K. Ito, H. Ohno, T. Endoh

    IEDM2016 MRAM Special Poster Session 2016/12

  26. Thermally robust double CoFeB-MgO interface magnetic tunnel junction with perpendicular easy axis International-presentation

    H. Honjo, S. Ikeda, H. Sato, T. Watanabe, S. Miura, T. Nasuno, Y. Noguchi, M. Yasuhira, T. Tanigawa, H. Koike, M. Muraguchi, M. Niwa, K. Ito, H. Ohno, T. Endoh

    IEDM2016 MRAM special poster session 2016/12

  27. Demonstration of yield improvement for on-via MTJ using a 2-Mbit 1T-1MTJ STT-MRAM test chip International-presentation

    Hiroki Koike, Sadahiko Miura, Hiroaki Honjo, Tetsuo Endoh

    International Memory Workshop 2016/05

  28. 磁気トンネル接合素子のMgO 膜における初期電流リークスポット密度のconductive AFM 法による評価手法解析

    佐藤創志, 本庄弘明, 池田正二, 大野英男, 遠藤哲郎, 丹羽正昭

    電子デバイス界面テクノロジー研究会-材料・プロセス・デバイス特性の物理-(第21回) 2016/01/22

  29. Optimum boron concentration difference between single and double CoFeB/MgO interface perpendicular MTJs with high thermal tolerance and its mechanism International-presentation

    H. Honjo, H.Sato, S.Ikeda, S.Sato, T.Watanebe, S.Miura, T.NasunoY.Noguchi, M.Yasuhira, T.Tanigawa, H.Koike, M.Muraguchi, M.Niwa, K.Ito, H.Ohno, T.Endoh

    Joint MMM & Intermag Conference 2016/01/11

  30. Optimization of CoFeB Capping Layer Thickness for Characterization of Leakage Spot in MgO Tunneling Barrier of Magnetic Tunnel Junction International-presentation

    International Conference on Solid State Devices and Materials 2015/09/28

  31. A 600-μW Ultra-LowPower Associative Processor for Image Pattern Recognition Employing Magnetic Tunnel Junction (MTJ) Based Nonvolatile Memories with Novel Intelligent Power-Gating (IPG) Scheme International-presentation

    Y. Ma, S. Miura, H. Honjo, S. Ikeda, T. Hanyu, H. Ohno, T. Shibata, T. Endoh

    International Conference on Solid State Devices and Materials 2015/09/28

  32. A 600-μW Ultra-LowPower Associative Processor for Image Pattern Recognition Employing Magnetic Tunnel Junction (MTJ) Based Nonvolatile Memories with Novel Intelligent Power-Gating (IPG) Schem International-presentation

    Y. Ma, S. Miura, H. Honjo, S. Ikeda, T. Hanyu, H. Ohno, T. Shibata, T. Endoh

    International Conference on Solid State Devices and Materials 2015/09

  33. Optimization of CoFeB Capping Layer Thickness for Characterization of Leakage Spot in MgO Tunneling Barrier of Magnetic Tunnel Junction International-presentation

    S. Sato, H. Honjo, S. Ikeda, H. Ohno, T. Endoh, M. Niwa

    International Conference on Solid State Devices and Materials 2015/09

  34. 10 nm perpendicular anisotropy CoFeB-MgO magnetic tunnel junction with over 400oC high thermal tolerance by boron diffusion control International-presentation

    H. Sato, S. Ikeda, S. Sato, T. Watanebe, S. Miura, T. Nasuno, Y.Noguchi, M.Yasuhira, T.Tanigawa, H.Koike, M.Muraguchi, M.Niwa, K.Ito, H.Ohno, T.Endoh

    2015 Symposium on VLSI Technology 2015/06/15

  35. Material stack design with high tolerance to process induced damage in domain wall motion device International-presentation

    H. Honjo, S. Fukami, K. Ishihara, K. Kinoshita, A. Morioka, R. Nebashi, K. Tokutome, N.Sakimura, Y. Tsuji, S. Miura, T. Sugibayashi, N. Kasai, H. Ohno

    IEEE International Magnetics Conference 2014/05/04

  36. Three-terminal magnetic tunneling junction device with perpendicular anisotropy CoFeB sensing layer International-presentation

    H. Honjo, S. Fukami, K. Ishihara, R. Nebashi, K. Kinoshita, K. Tokutome, M. Murahata, S. Miura, N. Sakimura, T. Sugibayashi, N. Kasai, H. Ohno

    58th Annual Conference on Magnetism & Magnetic Materials 2013/11

  37. Magnetic tunneling junction with Fe/NiFeB free layer for magnetic logic circuits International-presentation

    H. Honjo, R. Nebashi, S. Miura, N. Sakimura, T. Sugibayashi, S. Fukami, N. Ishiwata, N. Kasai, H. Ohno

    56th Annual Conference on Magnetism & Magnetic Materials 2011/11

  38. Domain-wall-motion cell with perpendicular anisotropy wire and in-plane magnetic tunneling junctions International-presentation

    H. Honjo, T. Suzuki, R. Nebashi, S. Miura, N. Sakimura, T. Sugibayashi, S. Fukami, N. Ishiwata, N. Kasai, H. Ohno

    56th Annual Conference on Magnetism & Magnetic Materials 2011/11/01

  39. Performance of shape-varying magnetic tunneling junction for high-speed magnetic random access memory cells International-presentation

    H. Honjo, S. Fukami, R. Nebashi, T. Suzuki, N. Ishiwata, S. Miura, T. Sugibayashi

    52th Annual Conference on Magnetism & Magnetic Materials 2008/11

  40. Performance of write-lineinserted magnetic tunneling junction for low-write-current magnetic random access memory cell International-presentation

    H. Honjo, R. Nebashi, T. Suzuki, S. Fukami, N. Ishiwata

    51th Annual Conference on Magnetism & Magnetic Materials 2007/11

  41. Recording Head with a 2-Tesla Core International-presentation

    Int. Symp. on Future Magnetic Storage 1990/12

  42. Influence of insertion layer deposition conditions on MTJ properties in perpendicular-anisotropy CoFeB-MgO MTJs International-presentation

    HONJO Hiroaki

    Kick-off Symposium for World Leading Research Centers -Materials Science and Spintronics-

Show all Show first 5

Industrial Property Rights 63

  1. 磁気抵抗効果素子及び磁気メモリ

    西岡 浩一, 遠藤 哲郎, 池田 正二, 本庄 弘明, 佐藤 英夫, 大野 英男

    特許第7055303号

    Property Type: Patent

  2. 磁気抵抗効果素子、磁気メモリ及び磁気抵抗効果素子の製造方法

    本庄 弘明, 遠藤 哲郎, 池田 正二, 佐藤 英夫, 大野 英男

    特許第7018652号

    Property Type: Patent

  3. 磁気トンネル接合素子およびその製造方法

    本庄 弘明, 池田 正二, 佐藤 英夫, 遠藤 哲郎, 大野 英男

    特許第7002134号

    Property Type: Patent

  4. 磁気抵抗効果素子および磁気メモリ

    佐藤 英夫, 池田 正二, マティアス ベルスワイラー, 本庄 弘明, 渡部 杏太, 深見 俊輔, 松倉 文▲礼▼, 伊藤 顕知, 丹羽 正昭, 遠藤 哲郎, 大野 英男

    特許第6948706号

    Property Type: Patent

  5. 磁気トンネル接合素子および磁気メモリ

    本庄 弘明, 池田 正二, 佐藤 英夫, 遠藤 哲郎, 大野 英男

    特許第6934673号

    Property Type: Patent

  6. 磁気トンネル接合素子を備える磁気メモリの製造方法

    伊藤 顕知, 遠藤 哲郎, 池田 正二, 佐藤 英夫, 大野 英男, 三浦 貞彦, 丹羽 正昭, 本庄 弘明

    特許第6887686号

    Property Type: Patent

  7. 磁気トンネル接合素子及び磁気メモリ

    佐藤 英夫, 堀川 喜久, 深見 俊輔, 池田 正二, 松倉 文▲礼▼, 大野 英男, 遠藤 哲郎, 本庄 弘明

    特許第6806375号

    Property Type: Patent

  8. 磁壁移動型メモリセル及びその初期化処理方法

    根橋 竜介, 崎村 昇, 杉林 直彦, 辻 幸秀, 多田 あゆ香, 本庄 弘明, 大野 英男

    特許第6260873号

    Property Type: Patent

  9. 磁気メモリセル及び磁気ランダムアクセスメモリ

    根橋 竜介, 崎村 昇, 辻 幸秀, 多田 あゆ香, 杉林 直彦, 本庄 弘明, 大野 英男

    特許第6191941号

    Property Type: Patent

  10. 半導体装置及びその製造方法

    本庄 弘明, 木下 啓藏, 大野 英男

    特許第6191966号

    Property Type: Patent

  11. 磁気抵抗効果素子及び磁気ランダムアクセスメモリの製造方法

    本庄 弘明

    特許第5754531号

    Property Type: Patent

  12. 磁壁移動素子及びその製造方法

    加藤 有光, 森 馨, 鈴木 哲広, 石綿 延行, 深見 俊輔, 本庄 弘明, 齊藤 信作, 三浦 貞彦

    特許第5633729号

    Property Type: Patent

  13. 半導体記憶装置

    根橋 竜介, 崎村 昇, 杉林 直彦, 本庄 弘明

    特許第5565704号

    Property Type: Patent

  14. 磁気抵抗記憶装置及びその製造方法

    本庄 弘明

    特許第5448242号

    Property Type: Patent

  15. 磁気抵抗素子、磁気ランダムアクセスメモリ、及びそれらの製造方法

    尾崎 康亮, 本庄 弘明

    特許第5150531号

    Property Type: Patent

  16. 磁気ランダムアクセスメモリ及びその製造方法

    本庄 弘明, 鈴木 哲広, 大嶋 則和

    特許第5146836号

    Property Type: Patent

  17. 磁気ランダム・アクセス・メモリとその製造方法

    本庄 弘明, 斉藤 信作

    特許第4863151号

    Property Type: Patent

  18. 薄膜電磁石およびこれを用いたスイッチング素子

    石綿 延行, 本庄 弘明, 鳥羽 環, 斉藤 信作, 大橋 啓之

    特許第3750574号

    Property Type: Patent

  19. 磁気ヘッドおよびその製造方法、それを用いる磁気記録再生装置

    本庄 弘明, 石綿 延行, 石 勉, 斎藤 美紀子, 斉藤 信作, 鳥羽 環, 野中 義弘

    特許第3473684号

    Property Type: Patent

  20. 磁気抵抗効果素子、その製造方法、及びそれを用いた磁気記録装置

    林 一彦, 中田 正文, 大橋 啓之, 石綿 延行, 深見 栄三, 永原 聖万, 本庄 弘明, 斉藤 信作, 藤方 潤一, 石原 邦彦, 森 茂, 柘植 久尚, 上條 敦

    特許第3446720号

    Property Type: Patent

  21. 薄膜磁気ヘッド

    本庄 弘明, 斉藤 信作

    特許第2692622号

    Property Type: Patent

  22. 磁気抵抗効果素子、磁気メモリ、及び、該磁気抵抗効果素子の成膜方法

    西岡 浩一, 遠藤 哲郎, 池田 正二, 佐藤 英夫, 本庄 弘明

    Property Type: Patent

  23. 磁気トンネル接合素子、磁気トンネル接合素子の製造方法、及び、磁気メモリ

    西岡 浩一, 遠藤 哲郎, 池田 正二, 本庄 弘明, 佐藤 英夫, 三浦 貞彦

    Property Type: Patent

  24. スピントロニクス素子

    佐藤 創志, 丹羽 正昭, 本庄 弘明, 池田 正二, 佐藤 英夫, 大野 英男, 遠藤 哲郎

    Property Type: Patent

  25. 半導体装置及びその製造方法

    本庄 弘明, 深見 俊輔, 木下 啓蔵, 大野 英男

    Property Type: Patent

  26. 磁壁移動型メモリセル及びその初期化処理方法

    根橋 竜介, 崎村 昇, 杉林 直彦, 辻 幸秀, 多田 あゆ香, 本庄 弘明, 大野 英男

    Property Type: Patent

  27. 半導体装置及びその製造方法

    本庄 弘明, 木下 啓藏, 大野 英男

    Property Type: Patent

  28. 磁気抵抗効果素子、及び磁気ランダムアクセスメモリ

    本庄 弘明, 三浦 貞彦, 石綿 延行, 深見 俊輔

    Property Type: Patent

  29. 磁気メモリ

    本庄 弘明

    Property Type: Patent

  30. 磁気抵抗効果素子、および磁気ランダムアクセスメモリ

    本庄 弘明

    Property Type: Patent

  31. 半導体記憶装置

    根橋 竜介, 崎村 昇, 杉林 直彦, 本庄 弘明

    Property Type: Patent

  32. 磁気ランダムアクセスメモリ及びその製造方法

    本庄 弘明, 鈴木 哲広, 大嶋 則和

    Property Type: Patent

  33. 磁気ランダムアクセスメモリ

    本庄 弘明, 福本 能之

    Property Type: Patent

  34. 強磁性膜、磁気抵抗素子、及び磁気ランダムアクセスメモリ

    石綿 延行, 本庄 弘明, 西山 勝哉, 永瀬 俊彦

    Property Type: Patent

  35. 磁気抵抗効果素子及び磁気抵抗効果素子の製造方法、磁気ランダムアクセスメモリ

    本庄 弘明, 福本 能之

    Property Type: Patent

  36. 磁気メモリ素子及びその製造方法、並びに磁気メモリ

    遠藤 哲郎, 丹羽 正昭, 本庄 弘明, 佐藤 英夫, 池田 正二, 渡辺 俊成

    Property Type: Patent

  37. 磁気抵抗効果素子及び磁気ランダムアクセスメモリの製造方法

    本庄 弘明

    Property Type: Patent

  38. 磁気記憶装置

    加藤 有光, 鈴木 哲広, 深見 俊輔, 本庄 弘明, 齊藤 信作, 三浦 貞彦, 石綿 延行

    Property Type: Patent

  39. 磁壁移動素子及びその製造方法

    加藤 有光, 森 馨, 鈴木 哲広, 石綿 延行, 深見 俊輔, 本庄 弘明, 齊藤 信作, 三浦 貞彦

    Property Type: Patent

  40. 磁気抵抗記憶装置及びその製造方法

    本庄 弘明

    Property Type: Patent

  41. 磁気抵抗素子、磁気ランダムアクセスメモリ、及びそれらの製造方法

    尾崎 康亮, 本庄 弘明

    Property Type: Patent

  42. 磁気抵抗効果センサ、磁気抵抗検出システム、および磁気記憶システム

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 深見 栄三, 永原 聖万, 本庄 弘明, 藤方 潤一, 石原 邦彦, 森 茂

    Property Type: Patent

  43. 磁気ランダム・アクセス・メモリとその製造方法

    本庄 弘明, 斉藤 信作

    Property Type: Patent

  44. 記録ヘッド、記録ヘッドの製造方法、及び複合ヘッド並びに磁気記録再生装置

    石綿 延行, 本庄 弘明, 鳥羽 環, 斉藤 信作, 野中 義弘, 石 勉, 斎藤 美紀子, 大橋 啓之

    Property Type: Patent

  45. 薄膜構造部材とその製造方法およびこれを用いたスイッチング素子

    石綿 延行, 斉藤 信作, 本庄 弘明, 鳥羽 環, 大橋 啓之

    Property Type: Patent

  46. 磁気抵抗効果素子、再生ヘッド、および記録再生システム

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 石 勉, 本庄 弘明, 石原 邦彦, 藤方 潤一, 松寺 久雄, 柘植 久尚, 上條 敦

    Property Type: Patent

  47. 磁気ヘッド及びその製造方法並びに磁気記憶装置

    本庄 弘明, 石 勉, 斎藤 美紀子, 斉藤 信作, 鳥羽 環, 野中 義弘, 林 一彦, 石綿 延行

    Property Type: Patent

  48. 磁気抵抗効果素子の製造方法

    林 一彦, 深見 栄三, 大橋 啓之, 中田 正文, 永原 聖万, 本庄 弘明, 石原 邦彦, 藤方 潤一, 森 茂

    Property Type: Patent

  49. 磁気抵抗効果センサ、磁気抵抗効果センサの製造方法、磁気抵抗検出システム、および磁気記憶システム

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 深見 栄三, 永原 聖万, 本庄 弘明, 藤方 潤一, 石原 邦彦, 森 茂

    Property Type: Patent

  50. 記録ヘッド、記録ヘッドの製造方法、及び複合ヘッド並びに磁気記録再生装置

    石綿 延行, 本庄 弘明, 鳥羽 環, 斉藤 信作, 野中 義弘, 石 勉, 斎藤 美紀子, 大橋 啓之

    Property Type: Patent

  51. 磁性材料、磁気ヘッド及びその製造方法、並びに磁気記録再生装置

    斎藤 美紀子, 石綿 延行, 石 勉, 本庄 弘明, 鳥羽 環, 斉藤 信作, 野中 義弘

    Property Type: Patent

  52. 磁気抵抗効果素子と磁気抵抗効果素子の製造方法および磁気抵抗検出システムならびに磁気記録システム

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 深見 栄三, 本庄 弘明, 柘植 久尚, 上條 敦

    Property Type: Patent

  53. 磁気ヘッドおよびその製造方法、それを用いる磁気記録再生装置

    本庄 弘明, 石綿 延行, 石 勉, 斎藤 美紀子, 斉藤 信作, 鳥羽 環, 野中 義弘

    Property Type: Patent

  54. 磁気抵抗効果型複合ヘッド及びその製造方法並びに磁気記憶装置

    石 勉, 石綿 延行, 斎藤 美紀子, 本庄 弘明, 斉藤 信作, 鳥羽 環, 野中 義弘

    Property Type: Patent

  55. 磁気ヘッドおよびその製造方法、および磁気記録再生装置

    石綿 延行, 石 勉, 斎藤 美紀子, 本庄 弘明, 斉藤 信作, 鳥羽 環, 野中 義弘

    Property Type: Patent

  56. 磁気抵抗効果ヘッド、その製造方法、及びそれを用いた磁気記録装置

    林 一彦, 中田 正文, 大橋 啓之, 石綿 延行, 深見 栄三, 永原 聖万, 本庄 弘明, 斉藤 信作, 藤方 潤一, 石原 邦彦, 森 茂, 柘植 久尚, 上條 敦

    Property Type: Patent

  57. 磁気抵抗効果ヘッドの製造方法

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 深見 栄三, 永原 聖万, 本庄 弘明, 斉藤 信作

    Property Type: Patent

  58. 磁気抵抗効果ヘッド及びそのヘッドを備えた磁気抵抗検出システム並びにそのヘッドを備えた磁気記憶システム

    林 一彦, 中田 正文, 深見 栄三, 永原 聖万, 本庄 弘明, 石原 邦彦, 鳥羽 環, 柘植 久尚, 上條 敦

    Property Type: Patent

  59. 磁気抵抗効果素子、再生ヘッド、および記録再生システム

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 石 勉, 本庄 弘明, 石原 邦彦, 藤方 潤一, 松寺 久雄, 柘植 久尚, 上條 敦

    Property Type: Patent

  60. 強磁性トンネル接合素子、再生ヘッド、および記録再生システム

    林 一彦, 大橋 啓之, 石綿 延行, 中田 正文, 石 勉, 本庄 弘明, 石原 邦彦, 藤方 潤一, 松寺 久雄, 柘植 久尚, 上條 敦

    Property Type: Patent

  61. 磁気抵抗効果ヘッドおよび磁気抵抗効果ヘッドの製造方法

    丸山 隆男, 本庄 弘明, 山沢 貢, 池澤 延幸, 大橋 啓之

    Property Type: Patent

  62. 薄膜磁気ヘッド

    本庄 弘明, 斉藤 信作

    Property Type: Patent

  63. 半導体装置及びその製造方法

    特許6414984

    Property Type: Patent

Show all Show first 5

Research Projects 2

  1. マテリアルズインフォマティクスを用いた微細配線材料等の検討(継続) Other

    本庄 弘明、木野日織、金田千穂子、谷川高穂

    Offer Organization: 連携プログラム探索推進事業「かけはし」

    2021/06 - 2022/03

  2. マテリアルズインフォマティクスを用いた微細配線材料等の検討

    本庄 弘明、木野日織、金田千穂子、谷川高穂

    System: 連携プログラム探索推進事業「かけはし」

    Institution: TIA中核6機関(産総研、NIMS、筑波大、KEK、東大、東北大)

    2020/04 - 2021/03

Media Coverage 9

  1. 半導体、消費電力50分の1 次世代メモリー「MRAM」 普及にめど、東北大やソニーがAIなど応用

    日本経済新聞

    2021/07/19

    Type: Newspaper, magazine

  2. STT―MRAM向け記憶素子、書き換え耐性6000億回超 東北大

    日刊工業新聞

    2021/06/09

    Type: Newspaper, magazine

  3. 半導体産業、勝者交代も 普及期迎えるスピントロニクス

    日本経済新聞

    2021/06/01

    Type: Newspaper, magazine

  4. 東北大、読み書きが同時に可能なデュアルポート型SOT-MRAMセルアレイの動作実証に成功

    PC-Watch

    2020/06/18

    Type: Internet

  5. STT-MRAM の車載応用を可能にする 高速かつ高信頼な微細磁気トンネル接合(MTJ)素子の実証動作に成功 ~IoT・AI 分野から車載分野までの STT-MRAM の応用領域拡大に道を拓く~

    日本経済新聞

    2020/06/14

    Type: Newspaper, magazine

  6. 東北大が書き込みの速い「SOT-MRAM」、SRAMの1~2次キャッシュ代替も視野に

    日経 xTECH

    2019/12/13

    Type: Internet

  7. 【世界初】400℃熱耐性と10年データ保持特性を有する無磁場高速(350ピコ秒)書き換えスピン軌道トルク(SOT)素子の開発と、CMOS技術との集積化によりSOT-MRAMセルの動作実証に成功 ~スピン軌道トルク素子を適用した高速不揮発性磁気メモリの実用化に向け大きく前進~

    日本経済新聞

    2019/12/09

    Type: Newspaper, magazine

  8. 東北大など、磁気ランダムアクセスメモリの高性能化と高書き換え耐性の両立に成功

    日本経済新聞

    2018/12/09

    Type: Newspaper, magazine

  9. MRAMは本命不在、MTJ技術の裾野には広がり

    日経テクノロジーon line

    2015/06/23

    Type: Newspaper, magazine

    More details Close

    VLで本庄らが発表した内容が日経テクノロジーon lineに取り上げられた。

Show all Show first 5

Academic Activities 1

  1. Increasing the thermal tolerance of reference layer for STT-MRAM manufacturing

    2019/09/17 -